


Advance Product Information February 19, 2003

K Band Low Noise Amplifier

TGA4506-EPU




Key Features

- Typical Frequency Range: 20 27 GHz
- 21 dB Nominal Gain
- 2.2 dB Nominal Noise Figure
- 12 dBm Nominal P1dB
- Bias 3.5 V, 60 mA
- 0.15 um 3MI pHEMT Technology
- Chip Dimensions 1.2 x 0.8 x 0.1 mm (0.047 x 0.031 x 0.004) in


Preliminary Measured Data

Bias Conditions: Vd = 3.5 V, Id = 60 mA



Primary Applications

- Point-to-Point Radio
- Point-to-MultiPoint Radio
- LMDS





Advance Product Information February 19, 2003

TGA4506-EPU

TABLE I MAXIMUM RATINGS 1/

SYMBOL	PARAMETER	VALUE	NOTES
Vd	Drain Voltage	5 V	<u>2/</u>
Vg	Gate Voltage Range	-1 TO +0.5 V	
ld	Drain Current	190 mA	<u>2</u> / <u>3</u> /
Ig	Gate Current	6 mA	<u>3</u> /
P_{IN}	Input Continuous Wave Power	TBD	
P_{D}	Power Dissipation	TBD	<u>2</u> / <u>4</u> /
T _{CH}	Operating Channel Temperature	150 ⁰ C	<u>5</u> / <u>6</u> /
T_M	Mounting Temperature (30 Seconds)	320 °C	
T _{STG}	Storage Temperature	-65 to 150 ⁰ C	

- 1/ These ratings represent the maximum operable values for this device.
- 2/ Combinations of supply voltage, supply current, input power, and output power shall not exceed P_D.
- 3/ Total current for the entire MMIC.
- 4/ When operated at this bias condition with a base plate temperature of TBD, the median life is reduced from TBD to TBD hrs.
- 5/ Junction operating temperature will directly affect the device median time to failure (MTTF). For maximum life, it is recommended that junction temperatures be maintained at the lowest possible levels.
- 6/ These ratings apply to each individual FET.



February 19, 2003

TGA4506-EPU

TABLE II DC PROBE TESTS

 $(Ta = 25 \, ^{\circ}C \, Nominal)$

SYMBOL	PARAMETER	MINIMUM	MAXIMUM	VALUE
V_{P3}	Pinch-off Voltage	-1.0	-0.1	V

Q3 is 300 um FET

TABLE III ELECTRICAL CHARACTERISTICS

(Ta = 25 °C Nominal)

PARAMETER	TYPICAL	UNITS
Drain Voltage, Vd	3.5	V
Drain Current, Id	60	mA
Gate Voltage, Vg	-0.5 to +0.5	V
Small Signal Gain, S21	21	dB
Input Return Loss, S11	15	dB
Output Return Loss, S22	11	dB
Noise Figure, NF	2.2	dB
Output Power @ 1 dB Compression Gain, P1dB	12	dBm





February 19, 2003

TGA4506-EPU

Preliminary Measured Data

Bias Conditions: Vd = 3.5 V, Id = 60 mA









February 19, 2003

TGA4506-EPU

Preliminary Measured Data

Bias Conditions: Vd = 3.5 V, Id = 60 mA








February 19, 2003

TGA4506-EPU

Preliminary Measured Data

Bias Conditions: Vd = 3.5 V, Id = 60 mA, Freq @ 24 GHz






Advance Product Information February 19, 2003

TGA4506-EPU

Mechanical Drawing



```
Units: millimeters (inches)
Thickness: 0.100 (0.004)
Chip edge to bond pad dimensions are shown to center of bond pad
Chip size tolerance: +/- 0.051 (0.002)
GND is back side of MMIC.
```

```
Bond pad #1 (RF In)
                              0.105 \times 0.105 (0.004 \times 0.004)
Bond pad #2 (N/C)
                             0.080 \times 0.080 (0.003 \times 0.003)
Bond pad #3 (VG1)
                             0.080 \times 0.080 (0.003 \times 0.003)
Bond pad #4 (VG2)
                              0.080 \times 0.080 (0.003 \times 0.003)
Bond pad #5 (VG2)
                              0.080 \times 0.080 (0.003 \times 0.003)
                                                                  □ptional
Bond pad #6 (N/C)
                             0.080 \times 0.084 (0.003 \times 0.003)
Bond pad #7 (RF Dut)
                             0.105 \times 0.105 (0.004 \times 0.004)
Bond pad #8 (N/C)
                             0.085 \times 0.080 (0.003 \times 0.003)
Bond pad #9 (VD)
                             0.080 \times 0.080 (0.003 \times 0.003)
                                                                 >Alternate
Bond pad #10(VD)
                              0.080 \times 0.080 (0.003 \times 0.003)
Bond pad #11 (VD)
                              0.100 \times 0.100 \quad (0.004 \times 0.004)
```


GaAs MMIC devices are susceptible to damage from Electrostatic Discharge. Proper precautions should be observed during handling, assembly and test.



February 19, 2003

TGA4506-EPU

Chip Assembly Diagram



Note: Positive or Negative Gate bias may be required to achieve recommended Operating Point, (-0.5 V < Vg < +0.5 V).

GaAs MMIC devices are susceptible to damage from Electrostatic Discharge. Proper precautions should be observed during handling, assembly and test.



Advance Product Information February 19, 2003 TGA4506-EPU

Assembly Process Notes

Reflow process assembly notes:

- Use AuSn (80/20) solder with limited exposure to temperatures at or above 300 °C (30 seconds max).
- An alloy station or conveyor furnace with reducing atmosphere should be used.
- No fluxes should be utilized.
- Coefficient of thermal expansion matching is critical for long-term reliability.
- Devices must be stored in a dry nitrogen atmosphere.

Component placement and adhesive attachment assembly notes:

- Vacuum pencils and/or vacuum collets are the preferred method of pick up.
- Air bridges must be avoided during placement.
- The force impact is critical during auto placement.
- Organic attachment can be used in low-power applications.
- Curing should be done in a convection oven; proper exhaust is a safety concern.
- Microwave or radiant curing should not be used because of differential heating.
- Coefficient of thermal expansion matching is critical.

Interconnect process assembly notes:

- Thermosonic ball bonding is the preferred interconnect technique.
- Force, time, and ultrasonics are critical parameters.
- Aluminum wire should not be used.
- Maximum stage temperature is 200°C.

GaAs MMIC devices are susceptible to damage from Electrostatic Discharge. Proper precautions should be observed during handling, assembly and test.