

- **Organization**
 - TM2xJ64xPN-xx . . . 2097152 × 64 Bits
- **Single 3.3-V Power Supply**
 $(\pm 10\% \text{ Tolerance})$
- **JEDEC 144-Pin Small Outline Dual-In-Line Memory Module (SODIMM) Without Buffer for Use With Socket**
- **TM2xJ64xPN-xx — Utilizes Eight 16M-Bit (2M×8-Bit) Dynamic RAMs in TSOPs**
- **Performance ranges**

	ACCESS	ACCESS	ACCESS	EDO
	TIME	TIME	TIME	CYCLE
	t _{RAC}	t _{CAC}	t _{AA}	t _{HPC}
	MAX	MAX	MAX	MIN
'2xJ64xPN-50	50 ns	13 ns	25 ns	20 ns
'2xJ64xPN-60	60 ns	15 ns	30 ns	25 ns
'2xJ64xPN-70	70 ns	18 ns	35 ns	30 ns

- **High-Speed, Low-Noise LVTTL Interface**
- **Long Refresh Period:**
 - TM2EJ64DPN: 32 ms (2048 cycles)
 - TM2EJ64EPN: 64 ms (4096 cycles)
- **Low-Power, Battery-Backup Refresh Available:**
 - TM2FJ64DPN: 128 ms (2048 cycles)
 - TM2FJ64EPN: 128 ms (4096 cycles)
- **3-State Output**
- **Extended-Data-Out (EDO) Operation With CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh**
- **Serial Presence-Detect (SPD) Using EEPROM**
- **Ambient Temperature Range 0°C to 70°C**
- **Gold-Plated Contacts**

description

The TM2EJ64DPN is a 16M-byte, 144-pin, small outline dual-in-line memory module (SODIMM). The SODIMM is composed of eight TMS427809A, 2097152 × 8-bit 2K-refresh EDO dynamic random-access memories (DRAMs), each in a 400-mil, 28-pin plastic thin small-outline package (TSOP) (DGC suffix) mounted on a substrate with decoupling capacitors. See the TMS427809A data sheet (literature number SMKS894).

The TM2EJ64EPN is an 16M-byte, 144-pin SODIMM. The SODIMM is composed of eight TMS426809A, 2097152 × 8-bit 4K-refresh EDO DRAMs, each in a 400-mil, 28-pin plastic TSOP (DGC suffix) mounted on a substrate with decoupling capacitors. See the TMS426809A data sheet (literature number SMKS894).

The TM2FJ64DPN is a 16M-byte, 144-pin SODIMM. The SODIMM is composed of eight TMS427809AP, 2097152 × 8-bit 2K low-power battery-backup refresh EDO DRAMs, each in a 400-mil, 28-pin plastic TSOP (DGC suffix) mounted on a substrate with decoupling capacitors. See the TMS427809AP data sheet (literature number SMKS894).

The TM2FJ64EPN is a 16M-byte, 144-pin SODIMM. The SODIMM is composed of eight TMS426809AP, 2097152 × 8-bit 4K low-power battery-backup refresh EDO DRAMs, each in a 400-mil, 28-pin plastic TSOP (DGC suffix) mounted on a substrate with decoupling capacitors. See the TMS426809AP data sheet (literature number SMKS894).

operation

The TM2xJ64xPN operates as eight TMS42x809A/Ps, connected as shown in the functional block diagram.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

**TM2EJ64DPN, TM2FJ64DPN 2097152 BY 64-BIT
TM2EJ64EPN, TM2FJ64EPN 2097152 BY 64-BIT
EXTENDED-DATA-OUT DYNAMIC RAM MODULES — SODIMM**

SMMS685 – AUGUST 1997

PRODUCT PREVIEW

DUAL-IN-LINE MEMORY MODULE
(TOP VIEW)



TM2xJ64xPN
(SIDE VIEW)



PIN NOMENCLATURE

A[0:11]†	Row Address Inputs
A[0:9]	Column Address Inputs
DQ[0:63]	Data In/Data Out
CAS[0:7]	Column-Address Strobe
RAS0	Row-Address Strobe
WE0	Write Enable
OE0	Output Enable
SDA	Serial PD Address/Data
SCL	Serial PD Clock
NC	No-Connect Pin
V _{DD}	3.3-V Supply
V _{SS}	Ground

† A11 is NC for TM2xJ64DPN

**TM2EJ64DPN, TM2FJ64DPN 2097152 BY 64-BIT
TM2EJ64EPN, TM2FJ64EPN 2097152 BY 64-BIT
EXTENDED-DATA-OUT DYNAMIC RAM MODULES — SODIMM**
SMMS685 — AUGUST 1997

Pin Assignments

NO.	PIN NAME	NO.	PIN NAME	NO.	PIN NAME	NO.	PIN NAME
1	V _{SS}	37	DQ8	73	OE	109	A9
2	V _{SS}	38	DQ40	74	NC	110	NC
3	DQ0	39	DQ9	75	V _{SS}	111	A10
4	DQ32	40	DQ41	76	V _{SS}	112	NC
5	DQ1	41	DQ10	77	NC	113	V _{DD}
6	DQ33	42	DQ42	78	NC	114	V _{DD}
7	DQ2	43	DQ11	79	NC	115	CAS2
8	DQ34	44	DQ43	80	NC	116	CAS6
9	DQ3	45	V _{DD}	81	V _{DD}	117	CAS3
10	DQ35	46	V _{DD}	82	V _{DD}	118	CAS7
11	V _{DD}	47	DQ12	83	DQ16	119	V _{SS}
12	V _{DD}	48	DQ44	84	DQ48	120	V _{SS}
13	DQ4	49	DQ13	85	DQ17	121	DQ24
14	DQ36	50	DQ45	86	DQ49	122	DQ56
15	DQ5	51	DQ14	87	DQ18	123	DQ25
16	DQ37	52	DQ46	88	DQ50	124	DQ57
17	DQ6	53	DQ15	89	DQ19	125	DQ26
18	DQ38	54	DQ47	90	DQ51	126	DQ58
19	DQ7	55	V _{SS}	91	V _{SS}	127	DQ27
20	DQ39	56	V _{SS}	92	V _{SS}	128	DQ59
21	V _{SS}	57	NC	93	DQ20	129	V _{DD}
22	V _{SS}	58	NC	94	DQ52	130	V _{DD}
23	CAS0	59	NC	95	DQ21	131	DQ28
24	CAS4	60	NC	96	DQ53	132	DQ60
25	CAS1	61	NC	97	DQ22	133	DQ29
26	CAS5	62	NC	98	DQ54	134	DQ61
27	V _{DD}	63	V _{DD}	99	DQ23	135	DQ30
28	V _{DD}	64	V _{DD}	100	DQ55	136	DQ62
29	A0	65	NC	101	V _{DD}	137	DQ31
30	A3	66	NC	102	V _{DD}	138	DQ63
31	A1	67	WE0	103	A6	139	V _{SS}
32	A4	68	NC	104	A7	140	V _{SS}
33	A2	69	RAS0	105	A8	141	SDA
34	A5	70	NC	106	A11	142	SCL
35	V _{SS}	71	NC	107	V _{SS}	143	V _{DD}
36	V _{SS}	72	NC	108	V _{SS}	144	V _{DD}

PRODUCT PREVIEW



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**TM2EJ64DPN, TM2FJ64DPN 2097152 BY 64-BIT
TM2EJ64EPN, TM2FJ64EPN 2097152 BY 64-BIT
EXTENDED-DATA-OUT DYNAMIC RAM MODULES — SODIMM**

SMMS685 – AUGUST 1997


small outline dual-in-line memory module and components

The small-outline dual-in-line memory module and components include:

- PC substrate: $1,10 \pm 0,1$ mm (0.04 inch) nominal thickness
- Bypass capacitors: Multilayer ceramic
- Contact area: Nickel plate and gold plate over copper

functional block diagram for the TM2xJ64xPN

PRODUCT PREVIEW



**TM2EJ64DPN, TM2FJ64DPN 2097152 BY 64-BIT
TM2EJ64EPN, TM2FJ64EPN 2097152 BY 64-BIT
EXTENDED-DATA-OUT DYNAMIC RAM MODULES — SODIMM**

SMMS685 – AUGUST 1997

absolute maximum ratings over ambient temperature range (unless otherwise noted)†

Supply voltage range, V_{DD}	–0.5 V to 4.6 V
Voltage range on any pin (see Note 1)	–0.5 V to 4.6 V
Short-circuit output current	50 mA
Power dissipation: TM2xP64DPN	8 W
TM2xP64EPN	8 W
Ambient temperature range, T_A	0°C to 70°C
Storage temperature range, T_{stg}	–55°C to 125°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to V_{SS} .

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage	3	3.3	3.6	V
V_{SS}	Supply voltage		0		V
V_{IH}	High-level input voltage	2	$V_{DD} + 0.3$		V
V_{IH-SPD}	High-level input voltage for the SPD device	2	5.5		V
V_{IL}	Low-level input voltage	–0.3	0.8		V
T_A	Ambient temperature	0	70		°C

**capacitance over recommended ranges of supply voltage and ambient temperature,
 $f = 1$ MHz (see Note 2)**

PARAMETER	'2xJ64xPN		UNIT
	MIN	MAX	
$C_i(A)$ Input capacitance, A0–A10		42	pF
$C_i(OE)$ Input capacitance, $\overline{OE0}$		58	pF
$C_i(CAS)$ Input capacitance, \overline{CASx}		9	pF
$C_i(RAS)$ Input capacitance, $\overline{RAS0}$		58	pF
$C_i(W)$ Input capacitance, $\overline{WE0}$		58	pF
C_o Output capacitance		9	pF
$C_{i/o}(SDA)$ Input/output capacitance, SDA input		9	pF
$C_i(SPD)$ Input capacitance, SA0, SA1, SA2, SCL inputs		7	pF

NOTE 2: $V_{DD} = \text{NOM}$ supply voltage $\pm 10\%$, and the bias on pins under test is 0 V.

**TM2EJ64DPN, TM2FJ64DPN 2097152 BY 64-BIT
TM2EJ64EPN, TM2FJ64EPN 2097152 BY 64-BIT
EXTENDED-DATA-OUT DYNAMIC RAM MODULES — SODIMM**

SMMS685 – AUGUST 1997

**electrical characteristics over recommended ranges of supply voltage and ambient temperature
(unless otherwise noted)**

TM2EJ64DPN

PARAMETER	TEST CONDITIONS†		'2EJ64DPN-50	'2EJ64DPN-60	'2EJ64DPN-70	UNIT
			MIN	MAX	MIN	
V_{OH} High-level output voltage	$I_{OH} = -2$ mA	LV TTL	2.4	2.4	2.4	V
	$I_{OH} = -100$ μ A	LV CMOS	$V_{DD}-0.2$	$V_{DD}-0.2$	$V_{DD}-0.2$	
V_{OL} Low-level output voltage	$I_{OL} = 2$ mA	LV TTL	0.4	0.4	0.4	V
	$I_{OL} = 100$ μ A	LV CMOS	0.2	0.2	0.2	
I_I Input current (leakage)	$V_{DD} = 3.6$ V, $V_I = 0$ V to 3.9 V, All others = 0 V to V_{DD}		± 10	± 10	± 10	μ A
I_O Output current (leakage)	$V_{DD} = 3.6$ V, $V_O = 0$ V to V_{DD} , CASx high		± 10	± 10	± 10	μ A
$I_{CC1}^{\ddagger\$}$ Read- or write-cycle current	$V_{DD} = 3.6$ V, Minimum cycle		960	800	720	mA
I_{CC2} Standby current	$V_{IH} = 2$ V (LV TTL), After one memory cycle, RAS0 and CASx high		16	16	16	mA
	$V_{IH} = V_{DD} - 0.2$ V (LV CMOS), After one memory cycle, RAS0 and CASx high		8	8	8	mA
$I_{CC3}^{\ddagger\$}$ Average refresh current (RAS-only refresh or CBR)	$V_{DD} = 3.6$ V, Minimum cycle, RAS0 cycling, CASx high (RAS-only refresh), RAS0 low after CASx low (CBR)		960	800	720	mA
$I_{CC4}^{\ddagger\$}$ Average EDO current	$V_{DD} = 3.6$ V, $t_{HPC} = \text{MIN}$, RAS0 low, CASx cycling		880	720	640	mA

† For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

‡ Measured with outputs open

§ Measured with a maximum of one address change while $RAS0 = V_{IL}$

¶ Measured with a maximum of one address change during each EDO cycle, t_{HPC}

electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted)

TM2EJ64EPN

PARAMETER	TEST CONDITIONS [†]		'2EJ64EPN-50		'2EJ64EPN-60		'2EJ64EPN-70		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
V _{OH}	High-level output voltage	I _{OH} = -2 mA	LV TTL	2.4	2.4	2.4	2.4	2.4	V
		I _{OH} = -100 µA	LV CMOS	V _{DD} -0.2					
V _{OL}	Low-level output voltage	I _{OL} = 2 mA	LV TTL	0.4	0.4	0.4	0.4	0.4	V
		I _{OL} = 100 µA	LV CMOS	0.2	0.2	0.2	0.2	0.2	
I _I	Input current (leakage)	V _{DD} = 3.6 V, V _I = 0 V to 3.9 V, All others = 0 V to V _{DD}		± 10	± 10	± 10	± 10	± 10	µA
I _O	Output current (leakage)	V _{DD} = 3.6 V, V _O = 0 V to V _{DD} , CASx high		± 10	± 10	± 10	± 10	± 10	µA
I _{CC1} ^{‡\$}	Read- or write-cycle current	V _{DD} = 3.6 V, Minimum cycle		720	560	480	480	480	mA
I _{CC2}	Standby current	V _{IH} = 2 V (LV TTL), After one memory cycle, RAS0 and CASx high		16	16	16	16	16	mA
		V _{IH} = V _{DD} - 0.2 V (LV CMOS), After one memory cycle, RAS0 and CASx high		8	8	8	8	8	mA
I _{CC3} ^{‡\$}	Average refresh current (RAS-only refresh or CBR)	V _{DD} = 3.6 V, Minimum cycle, RASx cycling, CASx high (RAS-only refresh), RAS0 low after CASx low (CBR)		720	560	480	480	480	mA
I _{CC4} ^{‡¶}	Average EDO current	V _{DD} = 3.6 V, t _{HPC} = MIN, RAS0 low, CASx cycling		800	720	640	640	640	mA

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

[‡] Measured with outputs open

^{\$} Measured with a maximum of one address change while RAS0 = V_{IL}

[¶] Measured with a maximum of one address change during each EDO cycle, t_{HPC}

**TM2EJ64DPN, TM2FJ64DPN 2097152 BY 64-BIT
TM2EJ64EPN, TM2FJ64EPN 2097152 BY 64-BIT
EXTENDED-DATA-OUT DYNAMIC RAM MODULES — SODIMM**

SMMS685 – AUGUST 1997

electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted) (continued)

TM2FJ64DPN

PARAMETER	TEST CONDITIONS†		'2FJ64DPN-50	'2FJ64DPN-60	'2FJ64DPN-70	UNIT	
			MIN	MAX	MIN		
V_{OH}	High-level output voltage	$I_{OH} = -2 \text{ mA}$	LV TTL	2.4	2.4	2.4	V
		$I_{OH} = -100 \mu\text{A}$	LV CMOS	$V_{DD} - 0.2$	$V_{DD} - 0.2$	$V_{DD} - 0.2$	
V_{OL}	Low-level output voltage	$I_{OL} = 2 \text{ mA}$	LV TTL	0.4	0.4	0.4	V
		$I_{OL} = 100 \mu\text{A}$	LV CMOS	0.2	0.2	0.2	
I_I	Input current (leakage)	$V_{DD} = 3.6 \text{ V}$, All others = 0 V to V_{DD}	$V_I = 0 \text{ V}$ to 3.9 V, All others = 0 V to V_{DD}	± 10	± 10	± 10	μA
I_O	Output current (leakage)	$V_{DD} = 3.6 \text{ V}$, CASx high	$V_O = 0 \text{ V}$ to V_{DD} ,	± 10	± 10	± 10	μA
$I_{CC1}\ddagger\$$	Read- or write-cycle current	$V_{DD} = 3.6 \text{ V}$, Minimum cycle		960	800	720	mA
I_{CC2}	Standby current	$V_{IH} = 2 \text{ V}$ (LV TTL), After one memory cycle, RAS0 and CASx high		8	8	8	mA
		$V_{IH} = V_{DD} - 0.2 \text{ V}$ (LV CMOS), After one memory cycle, RAS0 and CASx high		1.2	1.2	1.2	mA
$I_{CC3}\ddagger\$$	Average refresh current (RAS-only refresh or CBR)	$V_{DD} = 3.6 \text{ V}$, RAS0 cycling, CASx high (RAS-only refresh), RAS0 low after CASx low (CBR)		960	800	720	mA
$I_{CC4}\ddagger\ddagger$	Average EDO current	$V_{DD} = 3.6 \text{ V}$, RAS0 low, CASx cycling	$t_{HPC} = \text{MIN}$,	880	720	640	mA
I_{CC6}	Average self-refresh current	$CASx < 0.2 \text{ V}$, $RAS0 < 0.2 \text{ V}$, Measured after t_{RASS} min		1.6	1.6	1.6	mA
I_{CC10}	Average battery back-up operating current (equivalent refresh time is 128 ms), CBR only	$t_{RC} = 31.25 \mu\text{s}$, $t_{RAS} \leq 300 \text{ ns}$ $V_{DD} - 0.2 \text{ V} \leq V_{IH} \leq 3.9 \text{ V}$, $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$, WE0 and OE0 = V_{IH} , Address and data stable		2.8	2.8	2.8	mA

† For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

‡ Measured with outputs open

§ Measured with a maximum of one address change while $RAS0 = V_{IL}$

¶ Measured with a maximum of one address change during each EDO cycle, t_{HPC}

electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted) (continued)

TM2FJ64EPN

PARAMETER	TEST CONDITIONS [†]		'2FJ64EPN-50		'2FJ64EPN-60		'2FJ64EPN-70		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
V _{OH}	High-level output voltage	I _{OH} = -2 mA	LV TTL	2.4	2.4	2.4	2.4	2.4	V
		I _{OH} = -100 µA	LV CMOS	V _{DD} -0.2					
V _{OL}	Low-level output voltage	I _{OL} = 2 mA	LV TTL	0.4	0.4	0.4	0.4	0.4	V
		I _{OL} = 100 µA	LV CMOS	0.2	0.2	0.2	0.2	0.2	
I _I	Input current (leakage)	V _{DD} = 3.6 V, V _I = 0 V to 3.9 V, All others = 0 V to V _{DD}		± 10	± 10	± 10	± 10	± 10	µA
I _O	Output current (leakage)	V _{DD} = 3.6 V, V _O = 0 V to V _{DD} , CASx high		± 10	± 10	± 10	± 10	± 10	µA
I _{ICC1} ^{‡\$}	Read- or write-cycle current	V _{DD} = 3.6 V, Minimum cycle		720	560	480	480	480	mA
I _{ICC2}	Standby current	V _{IH} = 2 V (LV TTL), After one memory cycle, RAS0 and CASx high		8	8	8	8	8	mA
		V _{IH} = V _{DD} - 0.2 V (LV CMOS), After one memory cycle, RAS0 and CASx high		1.2	1.2	1.2	1.2	1.2	mA
I _{ICC3} ^{‡\$}	Average refresh current (RAS-only refresh or CBR)	V _{DD} = 3.6 V, Minimum cycle, RAS0 cycling, CASx high (RAS-only refresh), RAS0 low after CASx low (CBR)		720	560	480	480	480	mA
I _{ICC4} ^{‡¶}	Average EDO current	V _{DD} = 3.6 V, t _{HPC} = MIN, RAS0 low, CASx cycling		800	720	640	640	640	mA
I _{ICC6}	Average self-refresh current	CASx < 0.2 V, RAS0 < 0.2 V, Measured after t _{RASS} min		2	2	2	2	2	mA
I _{ICC10}	Average battery back-up operating current (equivalent refresh time is 128 ms), CBR only	t _{RC} = 31.25 µs, t _{RAS} ≤ 300 ns V _{DD} - 0.2 V ≤ V _{IH} ≤ 3.9 V, 0 V ≤ V _{IL} ≤ 0.2 V, WE0 and OE0 = V _{IH} , Address and data stable		2.8	2.8	2.8	2.8	2.8	mA

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

[‡] Measured with outputs open

^{\$} Measured with a maximum of one address change while RAS0 = V_{IL}

[¶] Measured with a maximum of one address change during each EDO cycle, t_{HPC}

**TM2EJ64DPN, TM2FJ64DPN 2097152 BY 64-BIT
TM2EJ64EPN, TM2FJ64EPN 2097152 BY 64-BIT
EXTENDED-DATA-OUT DYNAMIC RAM MODULES — SODIMM**

SMMS685 – AUGUST 1997

switching characteristics over recommended ranges of supply voltage and ambient temperature (see Note 3)

PARAMETER	'2XJ64xPN-50		'2XJ64xPN-60		'2XJ64xPN-70		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t _{AA} Access time from column address (see Note 4)		25		30		35	ns
t _{CAC} Access time from CAS _x (see Note 4)		13		15		18	ns
t _{CPA} Access time from CAS _x precharge (see Note 4)		28		35		40	ns
t _{RAC} Access time from RAS ₀ (see Note 4)		50		60		70	ns
t _{OEA} Access time from OE ₀ (see Note 4)		13		15		18	ns
t _{CLZ} Delay time, CAS _x to output in low impedance	0		0		0		ns
t _{REZ} Output buffer turn off delay from RAS ₀ (see Note 5)	3	13	3	15	3	18	ns
t _{CEZ} Output buffer turn off delay from CAS _x (see Note 5)	3	13	3	15	3	18	ns
t _{OEZ} Output buffer turn off delay from OE ₀ (see Note 5)	3	13	3	15	3	18	ns
t _{WEZ} Output buffer turn off delay from WE ₀ (see Note 5)	3	13	3	15	3	18	ns

NOTES: 3. With ac parameters, it is assumed that t_T = 2 ns.

4. Access times are measured with output reference levels of V_{OH} = 2 V and V_{OL} = 0.8 V.

5. The maximum values of t_{REZ}, t_{CEZ}, t_{OEZ}, and t_{WEZ} are specified when the outputs are no longer driven. Data-in should not be driven until one of the applicable maximum values is satisfied.

EDO timing requirements (see Note 3)

	'2XJ64xPN-50		'2XJ64xPN-60		'2XJ64xPN-70		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t _{HPC} Cycle time, EDO page mode, read-write	20		25		30		ns
t _{PRWC} Cycle time, EDO read-write	57		68		78		ns
t _{CSH} Delay time, RAS ₀ active to CAS _x precharge	40		48		58		ns
t _{CHO} Hold time, OE ₀ from CAS _x	7		10		10		ns
t _{DOH} Hold time, output from CAS _x	5		5		5		ns
t _{CAS} Pulse duration, CAS _x active	8	10000	10	10000	12	10000	ns
t _{WPE} Pulse duration, WE ₀ active (output disable only)	7		7		7		ns
t _{CP} Pulse duration, CAS _x precharge	8		10		10		ns
t _{TOCH} Setup time, OE ₀ before CAS _x	8		10		10		ns
t _{OEP} Precharge time, OE ₀	5		5		5		ns

NOTE 3: With ac parameters, it is assumed that t_T = 2 ns.

ac timing requirements (see Note 3)

	'2xJ64xPN-50		'2xJ64xPN-60		'2xJ64xPN-70		UNIT	
	MIN	MAX	MIN	MAX	MIN	MAX		
t _{RC}	Cycle time, random read or write	84		104		124	ns	
t _{RWC}	Cycle time, read-write	111		135		160	ns	
t _{RASP}	Pulse duration, RAS0 active, fast page mode (see Note 6)	50	100 000	60	100 000	70	100 000	ns
t _{RAS}	Pulse duration, RAS0 active, non-page mode (see Note 6)	50	10 000	60	10 000	70	10 000	ns
t _{RP}	Pulse duration, RAS0 precharge	30		40		50	ns	
t _{WP}	Pulse duration, write command	8		10		10	ns	
t _{RASS}	Pulse duration, RAS0 active, self refresh (see Note 7)	100		100		100	μs	
t _{RPS}	Pulse duration, RAS0 precharge after self refresh	90		110		130	ns	
t _{ASC}	Setup time, column address	0		0		0	ns	
t _{ASR}	Setup time, row address	0		0		0	ns	
t _{DS}	Setup time, data in (see Note 8)	0		0		0	ns	
t _{RCS}	Setup time, read command	0		0		0	ns	
t _{CWL}	Setup time, write command before CASx precharge	8		10		12	ns	
t _{RWL}	Setup time, write command before RAS0 precharge	8		10		12	ns	
t _{WCS}	Setup time, write command before CASx active (early-write only)	0		0		0	ns	
t _{WRP}	Setup time, WE0 high before RAS0 low (CBR refresh only)	10		10		10	ns	
t _{CSR}	Setup time, CASx referenced to RAS0 (CBR refresh only)	5		5		5	ns	
t _{CAH}	Hold time, column address	8		10		12	ns	
t _{DH}	Hold time, data in (see Note 8)	8		10		12	ns	
t _{RAH}	Hold time, row address	8		10		10	ns	
t _{RCH}	Hold time, read command referenced to CASx (see Note 9)	0		0		0	ns	
t _{RRH}	Hold time, read command referenced to RAS0 (see Note 9)	0		0		0	ns	
t _{WCH}	Hold time, write command during CASx active (early-write only)	8		10		12	ns	
t _{ROH}	Hold time, RAS0 referenced to OE0	8		10		10	ns	
t _{WRH}	Hold time, WE0 high after RAS0 low (CBR refresh only)	10		10		10	ns	
t _{CHR}	Hold time, CASx referenced to RAS0 (CBR refresh only)	10		10		10	ns	
t _{OEH}	Hold time, OE0 command	13		15		18	ns	
t _{RHCP}	Hold time, RAS0 active from CASx precharge	28		35		40	ns	
t _{CHS}	Hold time, CASx referenced to RAS0 (self refresh only)	-50		-50		-50	ns	
t _{AWD}	Delay time, column address to write command (read-write only)	42		49		57	ns	
t _{CRP}	Delay time, CASx precharge to RAS0	5		5		5	ns	

- NOTES:
3. With ac parameters, it is assumed that t_T = 2 ns.
 6. In a read-write cycle, t_{RWD} and t_{RWL} must be observed.
 7. During the period of 10 μs ≤ t_{RASS} ≤ 100 μs, the device is in a transition state from normal-operation mode to self-refresh mode.
 8. Referenced to the later of CASx or WE0 in write operations
 9. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

**TM2EJ64DPN, TM2FJ64DPN 2097152 BY 64-BIT
 TM2EJ64EPN, TM2FJ64EPN 2097152 BY 64-BIT
 EXTENDED-DATA-OUT DYNAMIC RAM MODULES — SODIMM**

SMMS685 – AUGUST 1997

ac timing requirements (see Note 3) (continued)

	'2xJ64xPN-50		'2xJ64xPN-60		'2xJ64xPN-70		UNIT	
	MIN	MAX	MIN	MAX	MIN	MAX		
t _{CWD}	Delay time, CAS _x to write command (read-write only)	0	0	0	0	0	ns	
t _{OED}	Delay time, OE ₀ to data in	0	0	0	0	0	ns	
t _{RAD}	Delay time, RAS ₀ to column address (see Note 10)	8	10	12	12	12	ns	
t _{RAL}	Delay time, column address to RAS ₀ precharge	8	10	12	12	12	ns	
t _{CAL}	Delay time, column address to CAS _x precharge	0	0	0	0	0	ns	
t _{RCD}	Delay time, RAS ₀ to CAS _x (see Note 10)	5	5	5	5	5	ns	
t _{RPC}	Delay time, RAS ₀ precharge to CAS _x	5	5	5	5	5	ns	
t _{RSH}	Delay time, CAS _x active to RAS ₀ precharge	8	10	12	12	12	ns	
t _{RWD}	Delay time, RAS ₀ to write command (read-write only)	67	79	92	92	92	ns	
t _{CPW}	Delay time, CAS _x precharge to write command (read-write only)	45	54	62	62	62	ns	
t _{REF}	Refresh time interval	'2EJ64DPN	32	32	32	32	ms	
		'2EJ64EPN	64	64	64	64		
		'2FJ64xPN	128	128	128	128		
t _T	Transition time	2	30	2	30	2	30	ns

NOTES: 3. With ac parameters, it is assumed that t_T = 2 ns.

10. The maximum value is specified only to ensure access time.

serial presence detect

The serial presence detect (SPD) is contained in a 2K-bit serial EEPROM located on the module. The SPD nonvolatile EEPROM contains various data such as module configuration, DRAM organization, and timing parameters (see tables below). Only the first 128 bytes are programmed by Texas Instruments, while the remaining 128 bytes are available for customer use. Programming is done through an IIC bus using the clock (SCL) and data (SDA) signals. All Texas Instruments modules comply with the current JEDEC SPD Standard. See the *Texas Instruments Serial Presence Detect Technical Reference* (literature number SMMU001) for further details.

Tables in this section list the SPD contents as follows:

Table 1—TM2EJ64DPN
Table 3—TM2FJ64DPN

Table 2—TM2EJ64EPN
Table 4—TM2FJ64EPN

**TM2EJ64DPN, TM2FJ64DPN 2097152 BY 64-BIT
TM2EJ64EPN, TM2FJ64EPN 2097152 BY 64-BIT
EXTENDED-DATA-OUT DYNAMIC RAM MODULES — SODIMM**

SMMS685 – AUGUST 1997

serial presence detect (continued)

Table 1. Serial Presence-Detect Data for the TM2EJ64DPN

BYTE NO.	FUNCTION DESCRIBED	'2EJ64DPN-50		'2EJ64DPN-60		'2EJ64DPN-70	
		ITEM	DATA	ITEM	DATA	ITEM	DATA
0	Defines number of bytes written into serial memory during module manufacturing	128 bytes	80h	128 bytes	80h	128 bytes	80h
1	Total number of bytes of SPD memory device	256 bytes	08h	256 bytes	08h	256 bytes	08h
2	Fundamental memory type (FPM, EDO, SDRAM)	EDO	02h	EDO	02h	EDO	02h
3	Number of row addresses on this assembly	11	0Bh	11	0Bh	11	0Bh
4	Number of column addresses on this assembly	10	0Ah	10	0Ah	10	0Ah
5	Number of module banks on this assembly	1 bank	01h	1 bank	01h	1 bank	01h
6	Data width of this assembly	64 bits	40h	64 bits	40h	64 bits	40h
7	Data width continuation		00h		00h		00h
8	Voltage interface standard of this assembly	LVTTL	01h	LVTTL	01h	LVTTL	01h
9	RAS0 access time of module	tRAC = 50 ns	32h	tRAC = 60 ns	3Ch	tRAC = 70 ns	46h
10	CASx access time of module	tCAC = 13 ns	0Dh	tCAC = 15 ns	0Fh	tCAC = 18 ns	12h
11	SODIMM configuration type (non-parity, parity, ECC)	Non-parity	00h	Non-parity	00h	Non-parity	00h
12	Refresh rate/type	15.6 µs	00h	15.6 µs	00h	15.6 µs	00h
13	DRAM width, primary DRAM	x8	08h	x8	08h	x8	08h
14	Error-checking SDRAM data width	N/A	00h	N/A	00h	N/A	00h
62	SPD revision	Rev. 1	01h	Rev. 1	01h	Rev. 1	01h
63	Checksum for bytes 0–62	41	29h	53	35h	66	42h
64–71	Manufacturer's JEDEC ID code per JEP-106E	97h	9700...00h	97h	9700...00h	97h	9700...00h
72	Manufacturing location†	TBD		TBD		TBD	
73–90	Manufacturer's part number†	TBD		TBD		TBD	
91	Die revision code†	TBD		TBD		TBD	
92	PCB revision code†	TBD		TBD		TBD	
93–94	Manufacturing date†	TBD		TBD		TBD	
95–98	Assembly serial number†	TBD		TBD		TBD	
99–125	Manufacturer specific data†	TBD		TBD		TBD	
126–127	Vendor specific data†	TBD		TBD		TBD	
128–166	System integrator's specific data‡	TBD		TBD		TBD	
167–255	Open						

† TBD indicates values are determined at manufacturing time and are module dependent.

‡ These TBD values are determined and programmed by the customer (optional).

serial presence detect (continued)

Table 2. Serial Presence-Detect Data for the TM2EJ64EPN

BYTE NO.	FUNCTION DESCRIBED	'2EJ64EPN-50		'2EJ64EPN-60		'2EJ64EPN-70	
		ITEM	DATA	ITEM	DATA	ITEM	DATA
0	Defines number of bytes written into serial memory during module manufacturing	128 bytes	80h	128 bytes	80h	128 bytes	80h
1	Total number of bytes of SPD memory device	256 bytes	08h	256 bytes	08h	256 bytes	08h
2	Fundamental memory type (FPM, EDO, SDRAM)	EDO	02h	EDO	02h	EDO	02h
3	Number of row addresses on this assembly	12	0Ch	12	0Ch	12	0Ch
4	Number of column addresses on this assembly	9	09h	9	09h	9	09h
5	Number of module banks on this assembly	1 bank	01h	1 bank	01h	1 bank	01h
6	Data width of this assembly	64 bits	40h	64 bits	40h	64 bits	40h
7	Data width continuation		00h		00h		00h
8	Voltage interface standard of this assembly	LVTTL	01h	LVTTL	01h	LVTTL	01h
9	RAS0 access time of module	tRAC = 50 ns	32h	tRAC = 60 ns	3Ch	tRAC = 70 ns	46h
10	CASx access time of module	tCAC = 13 ns	0Dh	tCAC = 15 ns	0Fh	tCAC = 18 ns	12h
11	SODIMM configuration type (non-parity, parity, ECC)	Non-parity	00h	Non-parity	00h	Non-parity	00h
12	Refresh rate/type	15.6 µs	00h	15.6 µs	00h	15.6 µs	00h
13	DRAM width, primary DRAM	x8	08h	x8	08h	08h	08h
14	Error-checking SDRAM data width	N/A	00h	N/A	00h	N/A	00h
62	SPD revision	Rev. 1	01h	Rev. 1	01h	Rev. 1	01h
63	Checksum for bytes 0–62	41	29h	53	35h	66	42h
64–71	Manufacturer's JEDEC ID code per JEP-106E	97h	9700...00h	97h	9700...00h	97h	9700...00h
72	Manufacturing location†	TBD		TBD		TBD	
73–90	Manufacturer's part number†	TBD		TBD		TBD	
91	Die revision code†	TBD		TBD		TBD	
92	PCB revision code†	TBD		TBD		TBD	
93–94	Manufacturing date†	TBD		TBD		TBD	
95–98	Assembly serial number†	TBD		TBD		TBD	
99–125	Manufacturer specific data†	TBD		TBD		TBD	
126–127	Vendor specific data†	TBD		TBD		TBD	
128–166	System integrator's specific data‡	TBD		TBD		TBD	
167–255	Open						

† TBD indicates values are determined at manufacturing time and are module dependent.

‡ These TBD values are determined and programmed by the customer (optional).

**TM2EJ64DPN, TM2FJ64DPN 2097152 BY 64-BIT
TM2EJ64EPN, TM2FJ64EPN 2097152 BY 64-BIT
EXTENDED-DATA-OUT DYNAMIC RAM MODULES — SODIMM**

SMMS685 – AUGUST 1997

serial presence detect (continued)

Table 3. Serial Presence-Detect Data for the TM2FJ64DPN

BYTE NO.	FUNCTION DESCRIBED	'2FJ64DPN-50		'2FJ64DPN-60		'2FJ64DPN-70	
		ITEM	DATA	ITEM	DATA	ITEM	DATA
0	Defines number of bytes written into serial memory during module manufacturing	128 bytes	80h	128 bytes	80h	128 bytes	80h
1	Total number of bytes of SPD memory device	256 bytes	08h	256 bytes	08h	256 bytes	08h
2	Fundamental memory type (FPM, EDO, SDRAM)	EDO	02h	EDO	02h	EDO	02h
3	Number of row addresses on this assembly	11	0Bh	11	0Bh	11	0Bh
4	Number of column addresses on this assembly	10	0Ah	10	0Ah	10	0Ah
5	Number of module banks on this assembly	1 bank	01h	1 bank	01h	1 bank	01h
6	Data width of this assembly	64 bits	40h	64 bits	40h	64 bits	40h
7	Data width continuation		00h		00h		00h
8	Voltage interface standard of this assembly	LVTTL	01h	LVTTL	01h	LVTTL	01h
9	RAS0 access time of module	tRAC = 50 ns	32h	tRAC = 60 ns	3Ch	tRAC = 70 ns	46h
10	CASx access time of module	tCAC = 13 ns	0Dh	tCAC = 15 ns	0Fh	tCAC = 18 ns	12h
11	SODIMM configuration type (non-parity, parity, ECC)	Non-parity	00h	Non-parity	00h	Non-parity	00h
12	Refresh rate/type	15.6 µs / self-refresh	80h	15.6 µs / self-refresh	80h	15.6 µs / self-refresh	80h
13	DRAM width, primary DRAM	x8	08h	x8	08h	x8	08h
14	Error-checking SDRAM data width	N/A	00h	N/A	00h	N/A	00h
62	SPD revision	Rev. 1	01h	Rev. 1	01h	Rev. 1	01h
63	Checksum for bytes 0–62	169	A9h	181	B5h	194	C2h
64–71	Manufacturer's JEDEC ID code per JEP-106E	97h	9700...00h	97h	9700...00h	97h	9700...00h
72	Manufacturing location†	TBD		TBD		TBD	
73–90	Manufacturer's part number†	TBD		TBD		TBD	
91	Die revision code†	TBD		TBD		TBD	
92	PCB revision code†	TBD		TBD		TBD	
93–94	Manufacturing date†	TBD		TBD		TBD	
95–98	Assembly serial number†	TBD		TBD		TBD	
99–125	Manufacturer specific data†	TBD		TBD		TBD	
126–127	Vendor specific data†	TBD		TBD		TBD	
128–166	System integrator's specific data‡	TBD		TBD		TBD	
167–255	Open						

† TBD indicates values are determined at manufacturing time and are module dependent.

‡ These TBD values are determined and programmed by the customer (optional).

serial presence detect (continued)

Table 4. Serial Presence-Detect Data for the TM2FJ64EPN

BYTE NO.	FUNCTION DESCRIBED	'2FJ64EPN-50		'2FJ64EPN-60		'2FJ64EPN-70	
		ITEM	DATA	ITEM	DATA	ITEM	DATA
0	Defines number of bytes written into serial memory during module manufacturing	128 bytes	80h	128 bytes	80h	128 bytes	80h
1	Total number of bytes of SPD memory device	256 bytes	08h	256 bytes	08h	256 bytes	08h
2	Fundamental memory type (FPM, EDO, SDRAM)	EDO	02h	EDO	02h	EDO	02h
3	Number of row addresses on this assembly	12	0Ch	12	0Ch	12	0Ch
4	Number of column addresses on this assembly	9	09h	9	09h	9	09h
5	Number of module banks on this assembly	1 bank	02h	1 bank	02h	1 bank	02h
6	Data width of this assembly	64 bits	40h	64 bits	40h	64 bits	40h
7	Data width continuation		00h		00h		00h
8	Voltage interface standard of this assembly	LVTTL	01h	LVTTL	01h	LVTTL	01h
9	RAS0 access time of module	tRAC = 50 ns	32h	tRAC = 60 ns	3Ch	tRAC = 70 ns	46h
10	CASx access time of module	tCAC = 13 ns	0Dh	tCAC = 15 ns	0Fh	tCAC = 18 ns	12h
11	SODIMM configuration type (non-parity, parity, ECC)	Non-parity	00h	Non-parity	00h	Non-parity	00h
12	Refresh rate/type	15.6 µs/ self-refresh	80h	15.6 µs/ self-refresh	80h	15.6 µs/ self-refresh	80h
13	DRAM width, primary DRAM	x8	08h	x8	08h	x8	08h
14	Error-checking SDRAM data width	N/A	00h	N/A	00h	N/A	00h
62	SPD revision	Rev. 1	01h	Rev. 1	01h	Rev. 1	01h
63	Checksum for bytes 0–62	169	A9h	181	B5h	194	C2h
64–71	Manufacturer's JEDEC ID code per JEP-106E	97h	9700...00h	97h	9700...00h	97h	9700...00h
72	Manufacturing location†	TBD		TBD		TBD	
73–90	Manufacturer's part number†	TBD		TBD		TBD	
91	Die revision code†	TBD		TBD		TBD	
92	PCB revision code†	TBD		TBD		TBD	
93–94	Manufacturing date†	TBD		TBD		TBD	
95–98	Assembly serial number†	TBD		TBD		TBD	
99–125	Manufacturer specific data†	TBD		TBD		TBD	
126–127	Vendor specific data†	TBD		TBD		TBD	
128–166	System integrator's specific data‡	TBD		TBD		TBD	
167–255	Open						


† TBD indicates values are determined at manufacturing time and are module dependent.

‡ These TBD values are determined and programmed by the customer (optional).

**TM2EJ64DPN, TM2FJ64DPN 2097152 BY 64-BIT
TM2EJ64EPN, TM2FJ64EPN 2097152 BY 64-BIT
EXTENDED-DATA-OUT DYNAMIC RAM MODULES — SODIMM**

SMMS685 – AUGUST 1997

device symbolization (TM2EJ64DPN illustrated)




YY = Year Code
MM = Month Code
T = Assembly Site Code
-SS = Speed Code

NOTE A: Location of symbolization may vary.

MECHANICAL DATA

BDM (R-SODIMM-N144)

SMALL OUTLINE DUAL IN-LINE MEMORY MODULE



PRODUCT PREVIEW

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MO-190

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.