**DBB PACKAGE** 

(TOP VIEW)

SCES084F - AUGUST 1996 - REVISED JUNE 1999

- Member of the Texas Instruments
  Widebus™ Family
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Thin Very Small-Outline Package

NOTE: For tape and reel order entry:
The DBBR package is abbreviated to GR.

#### description


This 1-bit to 4-bit address register/driver is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The device is ideal for use in applications in which a single address bus is driving four separate memory locations. The SN74ALVCH162831 can be used as a buffer or a register, depending on the logic level of the select (SEL) input.

When  $\overline{SEL}$  is logic high, the device is in the buffer mode. The outputs follow the inputs and are controlled by the two output-enable  $(\overline{OE})$  inputs. Each  $\overline{OE}$  controls two groups of nine outputs.

When SEL is logic low, the device is in the register mode. The register is an edge-triggered D-type flip-flop. On the positive transition of the clock (CLK) input, data set up at the A inputs is stored in the internal registers. OE controls operate the same as in buffer mode.

When  $\overline{OE}$  is logic low, the outputs are in a normal logic state (high or low logic level). When  $\overline{OE}$  is logic high, the outputs are in the high-impedance state.



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



SCES084F - AUGUST 1996 - REVISED JUNE 1999

#### description (continued)

SEL and OE do not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA, include equivalent 26- $\Omega$  resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162831 is characterized for operation from -40°C to 85°C.

**FUNCTION TABLE** 

	INP	UTS	OUTPUT	
OE	SEL	CLK	Α	Υ
Н	Х	Х	Х	Z
L	Н	X	L	L
L	Н	X	Н	Н
L	L	$\uparrow$	L	L
L	L	$\uparrow$	Н	Н

#### logic diagram (positive logic)





### SN74ALVCH162831 1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS

SCES084F - AUGUST 1996 - REVISED JUNE 1999

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 4.6 V
Output voltage range, VO (see Notes 1 and 2)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{ K }(V_{ I } < 0)$	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3)	106°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. This value is limited to 4.6 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage		1.65	3.6	V
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>		
ViH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
V <sub>IL</sub>		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>	
	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$			0.8	
٧ <sub>I</sub>	Input voltage	-	0	VCC	V
٧o	Output voltage		0	VCC	V
		V <sub>CC</sub> = 1.65 V		-2	mA
	High-level output current	V <sub>CC</sub> = 2.3 V		-6	
ЮН		V <sub>CC</sub> = 2.7 V		-8	
		V <sub>CC</sub> = 3 V		-12	
		V <sub>CC</sub> = 1.65 V		2	
		V <sub>CC</sub> = 2.3 V		6	A
IOL	Low-level output current	V <sub>CC</sub> = 2.7 V		8	mA
		V <sub>CC</sub> = 3 V		12	
Δt/Δν	Input transition rise or fall rate			10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



### SN74ALVCH162831 1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS

SCES084F - AUGUST 1996 - REVISED JUNE 1999

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST Co	ONDITIONS	Vcc	MIN	TYP <sup>†</sup>	MAX	UNIT	
		I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> -0.	2			
		I <sub>OH</sub> = -2 mA		1.65 V	1.2				
		I <sub>OH</sub> = -4 mA	2.3 V	1.9					
Voн	I 6 m A	I <sub>OH</sub> = -6 mA					V		
		10H = -0 IIIA		3 V	2.4				
		I <sub>OH</sub> = -8 mA		2.7 V	2				
		I <sub>OH</sub> = -12 mA		3 V	2				
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2		
		I <sub>OL</sub> = 2 mA		1.65 V			0.45		
		I <sub>OL</sub> = 4 mA		2.3 V			0.4		
VOL		L		2.3 V			0.55	V	
		IOL = 6 mA	3 V			0.55			
		I <sub>OL</sub> = 8 mA	2.7 V			0.6			
		I <sub>OL</sub> = 12 mA	3 V			0.8			
lį		V <sub>I</sub> = V <sub>CC</sub> or GND		3.6 V			±5	μΑ	
		V <sub>I</sub> = 0.58 V		1.65 V	25				
		V <sub>I</sub> = 1.07 V		1.65 V	-25				
		V <sub>I</sub> = 0.7 V		2.3 V	45				
II(hold)		V <sub>I</sub> = 1.7 V		2.3 V	-45			μΑ	
		V <sub>I</sub> = 0.8 V		3 V	75				
		V <sub>I</sub> = 2 V		3 V	-75				
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500		
loz		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ	
Δlcc		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μΑ	
C.	Control inputs	VI – Voc or CND		221		4.5			
Ci	Data inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V	5			pF	
Co	Outputs	$V_O = V_{CC}$ or GND		3.3 V		7.5		pF	

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			1.8 V	V <sub>CC</sub> =	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> =	3.3 V 3 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		§		150		150		150	MHz
t <sub>W</sub>	Pulse duration, CLK high or low	§		3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, A data before CLK↑	§		2		2		1.6		ns
th	Hold time, A data after CLK↑	§		0.7		0.5		1.1		ns

<sup>§</sup> This information was not available at the time of publication.



<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(1141 01)	(001701)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			†		150		150		150		MHz
	А			†	1.1	4.7		4.8	1.5	4.3	
t <sub>pd</sub>	CLK	Υ		†	1	5.3		5.3	1.4	4.7	ns
·	SEL			†	1.1	6		6.2	1.5	4.8	
<sup>t</sup> en	ŌĒ	Υ		†	1	5.9		5.9	1.1	5.1	ns
<sup>t</sup> dis	ŌĒ	Y		†	1.4	6.3		5.4	1.6	5.1	ns

<sup>†</sup> This information was not available at the time of publication.

### switching characteristics from $0^{\circ}$ C to $65^{\circ}$ C, $C_{L}$ = 50 pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.15 V		UNIT
	(1141 01)	(0011 01)	MIN	MAX	
<sup>t</sup> pd	CLK	Υ	1.9	4.5	ns


## operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		PARAMETER TEST CONDIT			V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT	
	FARAINETER		TEST CONDITIONS	TYP	TYP	TYP	ONIT	
	Power dissipation	All outputs enabled	C <sub>1</sub> = 0, f = 10 MHz	†	119	132	pF	
Cpd	capacitance	All outputs disabled	$C_L = 0,$ $f = 10 \text{ MHz}$	†	22	25	pΓ	

<sup>†</sup> This information was not available at the time of publication.



# PARAMETER MEASUREMENT INFORMATION V<sub>CC</sub> = 1.8 V



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

VOL

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f \leq 2 \ ns$ .

(see Note B)

- 0 V

**VOLTAGE WAVEFORMS** 

**ENABLE AND DISABLE TIMES** 

- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.

**VOLTAGE WAVEFORMS** 


PROPAGATION DELAY TIMES

- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



- NOTES: A. C<sub>I</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O}$  = 50  $\Omega$ ,  $t_{f} \leq$  2.5 ns,  $t_{f} \leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated