SCCS020A - MARCH 1995 - REVISED OCTOBER 2001


- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Fully Compatible With TTL Input and Output Logic Levels
- CY54FCT273T
 - 32-mA Output Sink Current
 - 12-mA Output Source Current
- CY74FCT273T
 - 64-mA Output Sink Current
 - 32-mA Output Source Current

description


The 'FCT273T devices consist of eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered-clock (CP) and master-reset (MR) inputs load and reset all flip-flops simultaneously. These devices are edge-triggered registers. The state of each D input (one setup time before the low-to-high clock transition) is transferred to the corresponding flip-flop's Q output. All outputs are forced low by a low logic level on the MR input.

This device is fully specified for partial-power-down applications using $I_{\rm off}$. The $I_{\rm off}$ circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

CY54FCT273T...D PACKAGE CY74FCT273T...Q OR SO PACKAGE (TOP VIEW)



CY54FCT273T . . . L PACKAGE (TOP VIEW)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

TA	PACI	KAGE†	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	QSOP - Q	Tape and reel	5.8	CY74FCT273CTQCT	FCT273C	
	SOIC - SO	Tube	5.8	CY74FCT273CTSOC	FCT273C	
	3010 - 30	Tape and reel	5.8	CY74FCT273CTSOCT	FC1273C	
	QSOP – Q	Tape and reel	7.2	CY74FCT273ATQCT	FCT273A	
–40°C to 85°C	SOIC - SO	Tube	7.2	CY74FCT273ATSOC	FCT273A	
	3010 - 30	Tape and reel	7.2	CY74FCT273ATSOCT	FC12/3A	
	QSOP – Q	Tape and reel	13	CY74FCT273TQCT	FCT273	
	SOIC - SO	Tube	13	CY74FCT273TSOC	FCT273	
	3010 - 30	Tape and reel	13	CY74FCT273TSOCT	FC1273	
–55°C to 125°C	LCC – L	Tube	8.3	CY54FCT273ATLMB		

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


FUNCTION TABLE

	INPUTS		OUTPUT	OPERATING
MR	CP	D	Q	MODE
L	Х	Χ	L	Reset (clear)
Н	↑	h	Н	Load '1'
Н	\uparrow	I	L	Load '0'

H = High logic level steady state, h = High logic level one setup time prior to low-to-high clock transition, L = Low logic level steady state, I = Low logic level one setup time prior to the low-to-high transition, X = Don't care,

↑ = Low-to-high clock transition

logic diagram (positive logic)



SCCS020A - MARCH 1995 - REVISED OCTOBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential	0.5 V to 7 V
DC input voltage range	0.5 V to 7 V
DC output voltage range	0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ _{JA} (see Note 1): Q package	68°C/W
SO package	
Ambient temperature range with power applied, T _A	–65°C to 135°C
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 2)

		CY54FCT273T			CY	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	ONIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ІОН	High-level output current			-12			-32	mA
loL	Low-level output current			32			64	mA
T _A	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

SCCS020A - MARCH 1995 - REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		CY	54FCT2	73T	CY					
PARAMETER		TEST CONDITIO	NS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
V	V _C C = 4.5 V,	$I_{IN} = -18 \text{ mA}$			-0.7	-1.2				٧
VIK	$V_{CC} = 4.75 \text{ V},$	$I_{IN} = -18 \text{ mA}$						-0.7	-1.2	V
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -12 \text{ mA}$		2.4	3.3					
Voн	V _{CC} = 4.75 V	$I_{OH} = -32 \text{ mA}$					2			V
	VCC = 4.75 V	$I_{OH} = -15 \text{ mA}$					2.4	3.3		
Voi	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 32 \text{ mA}$			0.3	0.55				V
VOL	$V_{CC} = 4.75 \text{ V},$	$I_{OL} = 64 \text{ mA}$						0.3	0.55	V
V_{hys}	All inputs				0.2			0.2		V
	$V_{CC} = 5.5 V$,	VIN = VCC				5				μА
ΙΙ	$V_{CC} = 5.25 \text{ V},$	VIN = VCC							5	μΑ
	$V_{CC} = 5.5 \text{ V},$	$V_{1N} = 2.7 \text{ V}$				±1				μА
IН	$V_{CC} = 5.25 \text{ V},$	$V_{1N} = 2.7 \text{ V}$							±1	μΛ
1	$V_{CC} = 5.5 \text{ V},$	$V_{IN} = 0.5 V$				±1				μΑ
IIL	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = 0.5 V$							±1	μΛ
l _{off}	$V_{CC} = 0 V$	V _{OUT} = 4.5 V				±1			±1	μΑ
los‡	$V_{CC} = 5.5 \text{ V},$	VOUT = 0 V		-60	-120	-225				mA
ios+	$V_{CC} = 5.25 \text{ V},$	VOUT = 0 V					-60	-120	-225	IIIA
loo	$V_{CC} = 5.5 V$,	$V_{IN} \le 0.2 V$	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.1	0.2				mA
Icc	$V_{CC} = 5.25 \text{ V},$	$V_{IN} \le 0.2 V$	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.1	0.2	IIIA
Aloo	$V_{CC} = 5.5 \text{ V}, \text{ V}_{IN}$	$CC = 5.5 \text{ V}, \text{ V}_{IN} = 3.4 \text{ V}^{\S}, f_1 = 0, \text{ Outputs open}$				2				mA
∆ICC	V _{CC} = 5.25 V, V _{IN}	$_{\text{N}} = 3.4 \text{ V}, f_{1} = 0, O$	utputs open					0.5	2	IIIA

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

[§] Per TTL-driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

DADAMETER		CY	54FCT27	73T	CY	LINUT						
PARAMETER		TEST CONDITIONS					MIN	TYP [†]	MAX	UNIT		
loop¶		tputs open, g at 50% duty cycle, M IN ≥ VCC – 0.2 V	R = V _{CC} ,		0.06	0.12				mA/		
ICCD¶	$V_{CC} = 5.25 \text{ V, O}$ One bit switching $V_{IN} \le 0.2 \text{ V or V}_{I}$					0.06	0.12	MHz				
	$V_{CC} = 5.5 \text{ V},$ $f_0 = 10 \text{ MHz},$ Outputs open, $\overline{MR} = V_{CC}$	One bit switching at f ₁ = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4						
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1.2	3.4						
		Eight bits switching at f ₁ = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		1.6	3.2						
I _C #		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		3.9	12.2				mA		
I IC.	V _{CC} = 5.25 V,	One bit switching at f ₁ = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.7	1.4	IIIA		
	$f_0 = 10 \text{ MHz},$	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					1.2	3.4			
	Outputs open, MR = V _{CC}	Eight bits switching at f ₁ = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					1.6	3.2			
		at 50% duty cycle	V _{IN} = 3.4 V or GND					3.9	12.2			
Ci					5	10		5	10	pF		
Co					9	12		9	12	pF		

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Where:

 $\begin{array}{ll} I_C & = \mbox{Total supply current} \\ I_{CC} & = \mbox{Power-supply current with CMOS input levels} \end{array}$

 ΔI_{CC} = Power-supply current for a TTL high input ($V_{IN} = 3.4 \text{ V}$)

D_H = Duty cycle for TTL inputs high N_T = Number of TTL inputs at D_H

I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

= Clock frequency for registered devices, otherwise zero

= Input signal frequency

= Number of inputs changing at f₁

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the I_{CC} formula.

This parameter is derived for use in total power-supply calculations.

 $^{^{\#}}$ IC = ICC + \triangle ICC \times D_H \times N_T + ICCD ($f_0/2 + f_1 \times N_1$)

CY54FCT273T, CY74FCT273T 8-BIT REGISTERS

SCCS020A - MARCH 1995 - REVISED OCTOBER 2001

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


		CY74FCT273T		CY54FCT273AT		CY74FCT273AT		CY74FCT273CT		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W Pulse duration, high or low	СР	6		6		6		6		no	
	Pulse duration, high or low	MR	6		6		6		6		ns
t _{su}	Setup time, high or low	D before CP↑	2		2		2		2		ns
th	Hold time, high or low	D after CP↑	1.5		1.5		1.5		1.5		ns
t _{rec}	Recovery time	MR after CP↑	2		2.5		2		2		ns

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM (INPUT)	FROM	FROM	FROM	FROM	FROM	FROM	то	CY74FC	T273T	CY54FC	Г273АТ	CY74FCT273AT		CY74FCT273CT		UNIT
PARAMETER		(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT						
^t PLH	СР	0	2	13	2	8.3	2	7.2	2	5.8	no						
^t PHL	CP	Q	2	13	2	8.3	2	7.2	2	5.8	ns						
^t PLH	MR	0	2	13	2	8.3	2	7.2	2	6.1	no						
^t PHL		Q	2	13	2	8.3	2	7.2	2	6.1	ns						



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265