



SLUS527 - DECEMBER 2002

SINGLE-CELL LI-ION AND LI-POL CHARGE MANAGEMENT IC FOR OFFLINE APPLICATIONS

FEATURES

- Designed for Off-Line Charger Design for Single-Cell Li-lon Packs
- Provides Control Feedback to a Primary-Side Controller
- Robust Battery Insertion and Removal Detection
- Charge Current and Voltage Regulation Feedback to Primary-Side for High-Accuracy Charging
- Charge Termination by Minimum Current and Time
- Pre-Charge Conditioning Regulator with Safety Timer
- Charge Status Outputs for LED or Host Processor Interface Indicates Chargein-Progress, Charge Completion, and Fault Conditions
- Temperature Monitoring Before and During Charge
- Short-Circuit Protection
- Small, 14-Pin TSSOP Package

APPLICATIONS

- Cradle Chargers for Digital Cameras
- Desktop Chargers
- Handheld Devices

DESCRIPTION

The bq24901 Li-lon charge management devices are designed specifically for off-line charger applications. The bq24901 resides on the secondary-side of the transformer and provides the control feedback to a variety of primary side controllers. The bq24901 offers current or voltage regulation feedback, temperature monitoring, charge status, and adjustable charge termination, in a single monolithic device. During battery-absent or charge-complete conditions, the bq24901 continuously regulates the secondary-side voltage, used as $V_{\rm CC}$ supply to the device.

The bq24901 features a time-limited preconditioning phase to condition deeply discharged cells. The pre-conditioning phase is achieved by linear regulation in the secondary side. Following preconditioning, the bq24901 regulates the charge current to the value set by the external current sense resistor. Once the battery reaches the charge voltage, the voltage regulation loop takes over and completes the charge cycle. The accuracy of the voltage regulation is better than ±30mV. Charge is terminated based on minimum current. The minimum current level is set through TADJ pin. An internal five-hour charge timer provides a backup for charge termination.

The bq24901 is designed to reliably detect battery insertion and removal conditions, including packs with open protectors. Other standard features include a recharge feature activated when the battery voltage falls below the V_{RCH} threshold.

DESCRIPTION (continued)

In addition to the standard features, the bq24901 offers battery temperature monitoring and status display. The temperature-sense circuit continuously measures battery temperature using an external thermistor and suspends charge until the battery temperature is within the user–defined thresholds. The STAT pins indicate conditions of operation of the charger. These outputs can be used to drive an LED or interface to a host microcontroller.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

TA	CHARGE REGULATION VOLTAGE	PACKAGE DEVICES ⁽¹⁾	TOP SIDE MARKINGS
−20°C to 85°C	4.2 V	bq24901PW	bq24901

⁽¹⁾ The PW package is also available taped and reeled. Add an R suffix to the device type (i.e., bq24901PWR) for quantities of 2,500 devices per reel.

PACKAGE DISSIPATION RATING TABLE

PACKAGE	AL^{θ}	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C
PW	110°C/W	907 mW	9.07 mW/°C/

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

		bq24901	UNIT	
Supply voltage, V _{CC}	with respect to VSS	11.5	V	
	SNS, BAT, STAT1, STAT2, VCOMP, ICOMP, SCOMP, OPTD, CC (all with respect to Vss)	11.5		
Input voltage range, V _I	TADJ, VREF (all with respect to Vss)	7	V	
	TS (with respect to Vss)	-0.3 to V _{CC} + 0.3 V		
Output sink/source current, IO	STAT1, STAT2, OPTD	20		
0.1.1.1	CC	80	mA	
Output sink current	VREF	1		
Operating free-air temperature r	range, T _A	-40 to 100		
Junction temperature range, T _J		-40 to 125]	
Storage temperature, T _{Stq}		-65 to 150	°C	
Lead temperature 1,6 mm (1/16	300			

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

	MIN	MAX	UNIT
Supply voltage, V _{CC}	3	10	V
Operating free-air temperature, T _A	-20	85	°C



ELECTRICAL CHARACTERISTICS

Over recommended operating free-air temperature and supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
SUPPLY CURRENT								
ICC(VCC)	Input current	VCC > VCC(min)			2	mA		
I _{IB} (BAT)	Input bias current on BAT pin	V _I (BAT) > V _O (REG), when not in charge			1			
I _{IB(TS)}	Input bias current on TS pin	V _{I(TS)} = 2.5 V			1			
I _{IB} (SNS)	Input bias current on SNS pin	$V_{CC} = 6 \text{ V}$, $V_{I(SNS)} = 6 \text{ V}$ when not in charge			1	μΑ		
IB(TADJ)	Input bias current on TADJ pin	V _{I(TADJ)} = VREF			1			
, ,	OLTAGE and VCC REGULATION	,	•					
VO(REG)	Output voltage	0°C ≤ T _A ≤ 70°C	4.17	4.20	4.23			
VCC	Supply voltage		5.8	6.0	6.3	V		
	REGULATION				<u> </u>			
V(SNS)	Current regulation threshold voltage	Voltage at pin SNS relative to BAT, $0^{\circ}C \le T_{A} \le 70^{\circ}C$, $V(LOWV) \le V(SNS) \le VO(REG)$	184	200	216	mV		
	Input common mode range on SNS pin		V _(UVT)		Vcc	V		
PRE-CHAR	GE AND SHORT-CIRCUIT CURREN	T REGULATION						
	Pre-charge voltage threshold	Voltage at pin SNS relative to BAT pin, $0^{\circ}C \le T_A \le 70^{\circ}C$ $V(UVT) \le V_{I}(BAT) \le V_{I}(LOWV)$	10	20	30	mV		
Isc	Short-circuit current	$0^{\circ}C \le T_A \le 70^{\circ}C, 0 \le V_{I(BAT)} \le V_{(UVT)}$	5.4		30.0	mA		
CHARGE T	ERMINATION DETECTION		•					
.,	Charge termination current detect	Voltage at pin SNS relative to BAT pin, $0^{\circ}C \le T_{A} \le 70^{\circ}C$ TADJ pin tied to VREF pin, VI(SNS) = VO(REG)VI(BAT) > V(RCH)	16	20	24	.,		
V _(ITERM)	threshold	Voltage at pin SNS relative to BAT pin, $0^{\circ}C \le T_{A} \le 70^{\circ}C$ TADJ pin tied to VSS pin, VI(SNS) = VO(REG)VI(BAT) > V(RCH)	7.5	10.0	12.5	mV		
V _(EN-TERM)	Enable termination voltage	(VI(SNS) = VI(BAT)) < V(ITERM), VBAT increasing above threshold	VO(REG) -210	VO(REG) - 160	VO(REG) - 110	V		
^t (TRMDET2)	Falling-edge delay for termination detection	$(V_{SNS} - V_{BAT})$ increasing above threshold, $V_{I}(BAT) > V_{I}(EN-TERM)$, 100 ns fall time 2 mV overdrive		100		μs		
^t (TRMDET1)	Rising-edge delay for termination detection	(VSNS - VBAT) increasing above threshold, VI(BAT) > V(EN-TERM), 100 ns fall time 2 mV overdrive		20		ms		
TEMPERAT	URE COMPARATOR							
V(LTF)	Cold temperature threshold voltage	V _{TS} , V _{CC} ≥ 3.5 V	72.6	73.5	74.1			
V _(HTF)	Hot temperature threshold voltage	V _{TS} , V _{CC} ≥ 3.5 V	33.7	34.4	35.1			
V(TCO)	Cutoff temperature threshold voltage	V _{TS} , V _{CC} ≥ 3.5 V	28.7	29.3	29.9	%Vcc		
\/	LTF hysteresis	Hysteresis for LTF threshold voltage	0.1	0.6	1.1			
LOW BATT	ERY VOLTAGE (LOWV) THRESHOL	D COMPARATOR						
V(LOWV)			3.00	3.05	3.15	V		

⁽¹⁾ Ensured by design. Not production tested.



ELECTRICAL CHARACTERISTICS (continued)

Over recommended operating free-air temperature and supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
BATTERY RECHARGE THRESHOLD (V _{RCH}) COMPARATOR								
V(RCH)	Recharge threshold voltage		VO(REG) - 0.24		VO(REG) - 0.12	V		
POWER-ON	RESET (POR)							
V(POR)	POR threshold voltage		2.60	2.70	2.85	V		
TIMERS								
t(PRECHG)	Precharge time	VI(BAT) < V(LOWV)	1,350	1,800	2,250			
^t (CHG)	Charge time	V(LOWV) < VI(BAT) < VO(REG), (VI(SNS) - VI(BAT)) < V(ITERM)	13,500	18,000	22,500	S		
OPTO-DRIV	ER PIN (OPTD)							
VSAT(OPTD)	Output saturation voltage	$I_{O(OPTD)} = 10 \text{ mA}$			100	mV		
I(OPTDLKG)	Opto-driver leakage current	V(OPTD) = 5 V, VI(BAT) < VO(REG) VCC = 5.8 V, (VI(SNS) - VI(BAT)) < 184 mV			100	μΑ		
9M	Transconductance	I _{O(OPTD)} = 5 mA	5	500		S		
	Gain-bandwidth product	$I_{O(OPTD)} = 5 \text{ mA}, R_{LOAD} = 100 \Omega$		1		MHz		
DISCHARG	E CURRENT, DISCHARGE VOLTAG	E, CONDITION CURRENT AND WAKE CURREN	Т					
I(DISCHG)	Discharge current	1 V≤ V _{I(BAT)} ≤ 4.2 V	60	300	800	μΑ		
t(DISCHG1)	Discharge time 1		250	310	370			
t(DISCHG2)	Discharge time 2		20	25	30	ms		
V(DISCHG)	Discharge voltage ⁽¹⁾		1.5	2.0	2.5	V		
Lorenza	Pottony detection current	$I_{(DETECT_min)}$ at $V_{CC} = 5.8 \text{ V,V}_{I(BAT)} = 4.2 \text{ V}$	0.8					
I(DETECT)	Battery detection current	I(DETECT_max) at VCC = 6 V, VI(BAT) = 0 V			30	mA		
laure opo	Wake current, source 1	I(WK_SRC_min) at VCC = 5.8 WI(BAT) = 4.2 V	0.8			IIIA		
I(WK_SRC)	wake current, source i	I(WK_SRC_max) at VCC = 6 V, VI(BAT) = 0 V			30			
TOWNS CINIC	Wake current, source 2	I(WK_SINK_min) at VCC = 5.8 WI(BAT) = 4.2 V	2 V 0			μΑ		
I(WK_SINK)	wake carrent, source 2	I(WK_SINK_max) at VCC = 6 V,VI(BAT) = 0 V			1000	μιτ		
t(WK)	Wake time		100	125	150	ms		
	TATUS OUTPUT (STAT1/STAT2)				i			
VOL(STATx)	Low-level output saturation voltage	$IO(STATx) = 10 \text{ mA}, VCC \ge 3.5 \text{ V}$			0.5	V		
VOLTAGE R	EFERENCE OUTPUT (VREF)		1			1		
	VREF voltage threshold	$0 \text{ V} < I_{O(VREF)} < 500 \mu\text{A}, \qquad 0^{\circ}\text{C} \le T_{A} \le 70^{\circ}\text{C}$	1.18		1.22	V		
	ONTROL OUTPUT (CC)	T	1					
VOL	Low-level output voltage (FstChg)	$I_{O(CC)} = 40 \text{ mA (sink)}$			0.45	V		
COUT	Output capacitance	LDO to BAT, LDO to VSS	0.1		10.0	μF		
	TAGE THRESHOLD SHORT-CIRCL	JIT PROTECTION	1					
V _(UVT)	Undervoltage threshold voltage		2.00		2.15	V		

⁽¹⁾ Ensured by design. Not production tested.



PW PACKAGE† (TOP VIEW)


OPTD 🗀	10	14	□□ vss
VCC 🗀	2	13	□□ cc
SCOMP	3	12	☐ SNS
ICOMP	4	11	□ BAT
VCOMP	5	10	TS TS
STAT1 🗀	6	9	□□ VREF
STAT2	7	8	TADJ

TERMINAL FUNCTIONS

TERMINAL				
NAME	NO.	1/0	DESCRIPTION	
BAT	11	1	Battery voltage sense input. This input is tied directly to the positive side of the battery pack.	
СС	13	0	Charge control output. CC is an open-drain pulldown output that is used to drive an external pass transistor for charge current and voltage control	
ICOMP	4	1	Current loop compensation. This is the compensation for the fast charge current regulation loop.	
OPTD	1	0	Optocoupler driver output. This open-collector output is used to provide feedback to the primary side by driving an external optocoupler.	
SCOMP	3	1	Supply loop compensation. This is the compensation for the V _{CC} supply regulation loop.	
SNS	12	I	Current sense input. Battery current is sensed via the voltage developed on this pin by an external sense resistor.	
STAT1	6	0	Charge status output 1 (open drain)	
STAT2	7	0	Charge status output 2 (open drain)	
TADJ	8	1	Termination adjust. This input is used to set the minimum current termination level during voltage regulation phase.	
TS	10	1	Temperature sense Input. Input for an external battery temperature monitoring.	
VCC	2	1	V _{CC} supply input.	
VCOMP	5	1	Voltage loop compensation. This is the compensation for the battery regulation loop	
VREF	9	0	Voltage reference output. This buffered output provides the internal bandgap voltage.	
VSS	14	-	Ground input.	



FUNCTIONAL BLOCK DIAGRAM





The bq24901 supports a precision current and voltage regulated li-ion charging system suitable for single-cells. Figure 1 shows the typical application diagram, Figure 2 shows a typical charge profile, and Figure 3 shows an operational flow chart.




Figure 1. Typical Application Diagram




Figure 2. Typical Charge Profile






Figure 3. Operational Flow Chart



Charge Qualification and Pre-Conditioning

The bq24901 starts a charge cycle when power is applied and a battery is present. Charge qualification is based on battery temperature and voltage. The device suspends charge if the battery temperature is outside the V_{LTF} to V_{HTF} and waits until the battery temperature is within the allowed range. The device also checks the battery voltage. If the battery voltage is below the low-voltage threshold, V_{LOWV} , the device use pre-conditioning current, I_{PRECHG} , to charge the battery.

Temperature Sense (TS) Input

The bq24901 continuously monitors battery temperature by measuring the voltage between the TS pin and Vss. A negative temperature coefficient thermistor (NTC) and an external voltage divider typically develop this voltage. The bq24901 compares this voltage against its internal thresholds to determine if charging is allowed. To initiate a charge cycle, the battery temperature must be within the V_{LTF} to V_{HTF} thresholds. If battery temperature is outside of this range, the device suspends charge and waits until the battery temperature must be within the V_{LTF} to V_{HTF} range. During the charge cycle (both pre-charge and fast charge) the battery temperature must be within the V_{LTF} to V_{TCO} thresholds. If battery temperature is outside of this range, the bq24901 suspends charge and waits until the battery temperature is within the V_{LTF} to V_{HTF} range. The device suspends charge by turning off the CC pin and holding the timer value (i.e. timers are not reset during a suspend condition). Figure 4 summarizes this operation.




Figure 4. Temperature Sense Input Thresholds



VCC Regulation

During the following conditions the bq24901 regulates the V_{CC} power and the device remains active. Loop compensation for V_{CC} regulation is achieved through SCOMP pin.

- Battery absent condition
- Pre-charge
- Charge suspend
- Fault
- Done

Voltage Monitoring and Regulation

Voltage regulation feedback is through pin BAT. This input is tied directly to the positive side of the battery pack. Loop compensation for voltage regulation is achieved through VCOMP pin.

Current Regulation

The bq24901 provides current regulation while the battery pack voltage is less than the regulation voltage, V_{REG} . The device monitors charge current at the SNS input by the voltage drop across an external sense-resistor, R_{SNS} , in series with the battery pack. Charge current feedback, applied through pin SNS, maintains regulation around a threshold of V_{SNS} . The formula in equation (1) calculates the value of the sense resistor.

$$R_{SNS} = \frac{V_{(SNS)}}{I_{(CHG)}} \tag{1}$$

where:

I_(CHG) is the desired charging circuit

Loop compensation for current regulation is accomplished via the ICOMP pin.



Current Regulation Ramp-Up and Ramp-Down

Both current regulation loops ramp up and down when transitioning from pre-charge to fast charge, and when going in and out of fault/suspend mode where the LDO needs to be turned hard on or off. Figure 5 demonstrates the typical stepping ramp.




Figure 5. Typical Current Regulation Ramp From/To Pre-Charge/Fastcharge



Battery Insertion and Removal Detection

The bq24901 reliably detects insertion and removal of battery packs under various conditions. This includes the battery packs with open or closed protectors. Figure 6 shows the flow chart. Table 1 provides a summary of various battery insertion and removal conditions.




Figure 6. Battery Detection Summary



Table 1. State Machine Status

	STATE MACHINE STATUS	BATTERY PACK STATUS	ACTION
1	Following power-on reset (POR)	New pack insertion.	 □ The device remains in the battery presence detection loop until a new battery is detected. □ Depending on the battery voltage, the device either enters pre-charge or fast charge.
2	Following POR	New deeply-discharged battery (with an open protector inserted).	 □ The device remains in the battery presence detection loop until a new battery is detected. □ Depending on the battery voltage, the device either enters pre-charge or fast charge.
3	Pre-conditioning	Pack is removed.	□ The device enters fast charge (since the output capacitor rises above V _{LOWV}) and terminates immediately due to I _{TERM} detection. □ The device then enables I _{DISCHG} for t _{DISCHG2} . In the absence of a battery, the BAT voltage falls below VRCH, prompting the device to indicate BATTERY ABSENT. If the battery is present the BAT voltage does not fall below VRCH and therefore device assumes a battery is still connected and indicates DONE on STAT pins.
4	Fastcharge (current or voltage regulation)	Pack is removed.	□ The device terminates immediately due to ITERM detection. □ The device then enables IDISCHG for tDISCHG2. In the absence of a battery, the BAT voltage falls below VRCH, prompting the device to indicate BATTERY ABSENT. If the battery is present the BAT voltage does not fall below VRCH and therefore device assumes a battery is still connected and indicates DONE on STAT pins.
5	Charge suspend	Pack is removed.	$^\square$ The device remains the charge suspend mode as long as the TS pin voltage is outside the VLTF to VHTF range.
6	Charge suspend	Pack is removed. A new pack with normal temperature inserted.	□ The device leaves the charge-suspend mode and resumes charging depending on the battery voltage. □ The device resets the timers only if it enters a charge mode different from where the initial charge suspend condition happened (for instance from pre-charge to fast or vice versa)
7	Charge suspend	Pack is removed. A new pack with abnormal temperature inserted.	 □ The device remains the charge suspend mode as long as the TS pin voltage is outside the V_{LTF} to V_{HTF} range. □ Once temperature returns to normal, item 6 in this table applies.
8	Charge suspend	Pack is removed. A pack with open protector and normal temperature inserted	□ The device leaves the charge suspend mode. □ The device enters pre-charge (since the voltage is below V _{LOWV}). This action closes the protector and charging resumes.
9	Charge suspend	Pack is removed. A pack with open protector and abnormal temperature inserted	 □ The device remains the charge suspend mode as long as the TS pin voltage is outside the V_{LTF} to VHTF range. □ Once temperature returns to normal, item 8 in this table applies.
10	Timer fault	Pack remains in charger.	$\hfill\Box$ The device remains in the fault condition until POR or battery removal is detected.
11	Timer fault	Pack is removed.	 □ Once in the fault mode, the device applies the IDETECT current to the output. The purpose of this current is to detect the removal of the pack. □ If voltage regulation can be maintained with IDETECT current, the device assumes the pack has been removed (and only output capacitor is present). □ The device then awaits battery insertion as outlined item 1 of this table.
12	Timer fault	Pack is removed. A new pack is inserted.	□ See item 11 in this table.
13	Timer fault	Pack is removed. A new pack with open protector is inserted.	□ See items 11 and 12 in this table.
14	Timer fault	Pack remains in charger.	□ The bq24901 in the Done state as long as the pack voltage is above the VRCH threshold. While in the done state there is no current flow to the battery (zero current) □ While in the DONE state, the device monitors the BAT voltage and initiates a new cycle once the BAT voltage falls below VRCH threshold (this happens as the output capacitor discharges through the input leakage on the BAT pin).
15	Done	Pack is removed.	□ While in the DONE state, the device monitors the BAT voltage and initiates a new cycle once the BAT voltage falls below V _{RCH} threshold (this happen as the output capacitor discharges through the input leakage on the BAT pin).



Charge Termination and Re-Charge

The bq24901 monitors the charging current during voltage regulation. The device declares a DONE condition and terminates charge when then the current tapers off to charge termination current detect threshold. The charge termination level is set through TADJ pin as detailed in Table 2 and Figure 7.

TADJ INPUT	TERMINATION LEVEL
Connected directly to VREF pin	V _{SNS} 10
Connected directly to VSS pin	$\frac{V_{SNS}}{20}$

 $\mathrm{R2}\times\mathrm{V}_{\mathrm{SNS}}$

20 (R1 + R2)

 $V_{S\underline{NS}}$

Table 2. Charge Termination Adjustment

NOTE: V_{SNS} is the current regulation threshold.




Figure 7. Charge Termination Adjustment Connection

The bq24901 also features two internal digital filters for detecting termination threshold. The digital filters, with t_{TERMDET1} and t_{TERMDET2} response times, are designed to reduce the possibility of early termination due to line or switching frequency noise.

A new charge cycle is initiated when one of the following conditions are detected:

- Battery voltage falls below the V_{RCH} threshold
- 2. New battery insertion (once battery falls below the V_{RCH} threshold)

Connected directly to the mid-point of a resistor

divider between VREF and VSS pins (see Figure 8)

Power-on reset (POR)



Charge Timers

The bq24901 provides two charge timers to protect the battery during pre-charge and charge phases. The first timer, T30min, is reset at the beginning of a new charge cycle and initiated in the pre-charge phase. During pre-charge, if the timer expires before the battery rises above the V_{LOWV} threshold, a fault condition is annunciated. Power-on reset or battery replacement clears the fault.

The second timer, T5hr, is reset at the beginning of a new charge cycle and is initiated at the beginning of the charge phase. A fault condition is annunciated if the battery current fails to reach charge termination current detect threshold, I_{TERM}, during charge. Power-on reset or battery replacement clears the fault.

Charge Status Display

The open-drain STAT1 and STAT2 outputs indicate various charger operations as shown in the Table 3.

Table 3. Charge Termination Adjustment

CHARGE STATE	STAT1	STAT2
Battery absent	OFF ⁽¹⁾	OFF
Charge-in-progress	ON	OFF
Charge done	OFF	ON
Charge suspend (temperature)	OFF	OFF
Timer fault	OFF	OFF

⁽¹⁾ OFF means the open-drain output transistor on the STATx pin is in an off state.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated