

Document Title

256Kx36 & 512Kx18 Synchronous Pipelined SRAM

Revision History

<u>Rev. No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
Rev. 0.0	- Preliminary specification release	Mar. 1999	Preliminary
Rev. 1.0	- Final specification release	Nov. 1999	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.


256Kx36 & 512Kx18 Synchronous Pipelined SRAM

FEATURES

- 256Kx36 or 512Kx18 Organizations.
- 3.3V Core/1.5V Output Power Supply.
- HSTL Input and Output Levels.
- Differential, HSTL Clock Inputs K, \bar{K} .
- Synchronous Read and Write Operation
- Registered Input and Registered Output
- Internal Pipeline Latches to Support Late Write.
- Byte Write Capability(four byte write selects, one for each 9bits)
- Synchronous or Asynchronous Output Enable.
- Power Down Mode via ZZ Signal.
- Programmable Impedance Output Drivers.
- JTAG 1149.1 Compatible Test Access port.
- 119(7x17)Pin Ball Grid Array Package(14mmx22mm).

Organization	Part Number	Cycle Time	Access Time
256Kx36	KM736V8011H-4	4.0	2.0
	KM736V8011H-5A	5.0	2.0
	KM736V8011H-5	5.0	2.5
512Kx18	KM718V8011H-4	4.0	2.0
	KM718V8011H-5A	5.0	2.0
	KM718V8011H-5	5.0	2.5

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

Pin Name	Pin Description	Pin Name	Pin Description
K, \bar{K}	Differential Clocks	VREF	HSTL Input Reference Voltage
SA _n	Synchronous Address Input	M1, M2	Read Protocol Mode Pins (M1=Vss, M2=VDD)
DQ _n	Bi-directional Data Bus	\bar{G}	Asynchronous Output Enable
$\bar{S}W$	Synchronous Global Write Enable	$\bar{S}S$	Synchronous Select
$\bar{S}W_a$	Synchronous Byte a Write Enable	TCK	JTAG Test Clock
$\bar{S}W_b$	Synchronous Byte b Write Enable	TMS	JTAG Test Mode Select
$\bar{S}W_c$	Synchronous Byte c Write Enable	TDI	JTAG Test Data Input
$\bar{S}W_d$	Synchronous Byte d Write Enable	TDO	JTAG Test Data Output
ZZ	Asynchronous Power Down	ZQ	Output Driver Impedance Control
VDD	Core Power Supply	Vss	GND
VDDQ	Output Power Supply	NC	No Connection

PACKAGE PIN CONFIGURATIONS(TOP VIEW)

KM736V8011(256Kx36)

	1	2	3	4	5	6	7
A	VDDQ	SA13	SA10	NC	SA7	SA4	VDDQ
B	NC	NC	SA9	NC	SA8	SA17	NC
C	NC	SA12	SA11	VDD	SA6	SA5	NC
D	DQc8	DQc9	VSS	ZQ	VSS	DQb9	DQb8
E	DQc6	DQc7	VSS	\overline{SS}	VSS	DQb7	DQb6
F	VDDQ	DQc5	VSS	\overline{G}	VSS	DQb5	VDDQ
G	DQc3	DQc4	\overline{SWc}	NC	\overline{SWb}	DQb4	DQb3
H	DQc1	DQc2	VSS	NC	VSS	DQb2	DQb1
J	VDDQ	VDD	VREF	VDD	VREF	VDD	VDDQ
K	DQd1	DQd2	VSS	K	VSS	DQa2	DQa1
L	DQd3	DQd4	\overline{SWd}	\overline{K}	\overline{SWa}	DQa4	DQa3
M	VDDQ	DQd5	VSS	\overline{SW}	VSS	DQa5	VDDQ
N	DQd6	DQd7	VSS	SA0	VSS	DQa7	DQa6
P	DQd8	DQd9	VSS	SA1	VSS	DQa9	DQa8
R	NC	SA15	M1	VDD	M2	SA2	NC
T	NC	NC	SA14	SA16	SA3	NC	ZZ
U	VDDQ	TMS	TDI	TCK	TDO	NC	VDDQ

KM718V8011(512Kx18)

	1	2	3	4	5	6	7
A	VDDQ	SA13	SA10	NC	SA7	SA4	VDDQ
B	NC	NC	SA9	NC	SA8	SA17	NC
C	NC	SA12	SA11	VDD	SA6	SA5	NC
D	DQb1	NC	VSS	ZQ	VSS	DQa9	NC
E	NC	DQb2	VSS	\overline{SS}	VSS	NC	DQa8
F	VDDQ	NC	VSS	\overline{G}	VSS	DQa7	VDDQ
G	NC	DQb3	\overline{SWb}	NC	NC	NC	DQa6
H	DQb4	NC	VSS	NC	VSS	DQa5	NC
J	VDDQ	VDD	VREF	VDD	VREF	VDD	VDDQ
K	NC	DQb5	VSS	K	VSS	NC	DQa4
L	DQb6	NC	NC	\overline{K}	\overline{SWa}	DQa3	NC
M	VDDQ	DQb7	VSS	\overline{SW}	VSS	NC	VDDQ
N	DQb8	NC	VSS	SA0	VSS	DQa2	NC
P	NC	DQb9	VSS	SA1	VSS	NC	DQa1
R	NC	SA15	M1	VDD	M2	SA2	NC
T	NC	SA18	SA14	NC	SA3	SA16	ZZ
U	VDDQ	TMS	TDI	TCK	TDO	NC	VDDQ

FUNCTION DESCRIPTION

The KM736V8011 and KM718V8011 are 9,437,184 bit Synchronous Pipeline Mode SRAM. It is organized as 262,144 words of 36 bits (or 524,288 words of 18 bits) and is implemented in SAMSUNG's advanced CMOS technology.

Single differential HSTL level K clocks are used to initiate the read/write operation and all internal operations are self-timed. At the rising edge of K clock, All addresses, Write Enables, Synchronous Select and Data Ins are registered internally. Data outs are updated from output registers edge of the next rising edge of the K clock. An internal write data buffer allows write data to follow one cycle after addresses and controls. The package is 119(7x17) Ball Grid Array with balls on a 1.27mm pitch.

Read Operation

During reads, the address is registered during the first clock edge, the internal array is read between this first edge and the second edge, and data is captured in the output register and driven to the CPU during the second clock edge. \overline{SS} is driven low during this cycle, signaling that the SRAM should drive out the data.

During consecutive read cycles where the address is the same, the data output must be held constant without any glitches. This characteristic is because the SRAM will be read by devices that will operate slower than the SRAM frequency and will require multiple SRAM cycles to perform a single read operation.

Write(Store) Operation

All addresses and \overline{SW} are sampled on the clock rising edge. \overline{SW} is low on the rising clock. Write data is sampled on the rising clock, one cycle after write address and \overline{SW} have been sampled by the SRAM. \overline{SS} will be driven low during the same cycle that the Address, \overline{SW} and $SW[a:d]$ are valid to signal that a valid operation is on the Address and Control Input.

Pipelined write are supported. This is done by using write data buffers on the SRAM that capture the write addresses on one write cycle, and write the array on the next write cycle. The "next write cycle" can actually be many cycles away, broken by a series of read cycles. Byte writes are supported. The byte write signals $SW[a:d]$ signal which 9-bit bytes will be written. Timing of $SW[a:d]$ is the same as the \overline{SW} signal.

Bypass Read Operation

Since write data is not fully written into the array on first write cycle, there is a need to sense the address in case a future read is to be done from the location that has not been written yet. For this case, the address comparator check to see if the new read address is the same as the contents of the stored write address Latch. If the contents match, the read data must be supplied from the stored write data latch with standard read timing. If there is no match, the read data comes from the SRAM array. The bypassing of the SRAM array occurs on a byte by byte basis. If one byte is written and the other bytes are not, read data from the last written will have new byte data from the write data buffer and the other bytes from the SRAM array.

Programmable Impedance Output Buffer Operation

This HSTL Late Write SRAM has been designed with programmable impedance output buffers. The SRAMs output buffer impedance can be adjusted to match the system data bus impedance, by connecting an external resistor (R_Q) between the ZQ pin of the SRAM and V_{SS} . The value of R_Q must be five times the value of the intended line impedance driven by the SRAM. For example, a 250 Ω resistor will give an output buffer impedance of 50 Ω . The allowable range of R_Q is from 175 Ω to 350 Ω . Internal circuits evaluate and periodically adjust the output buffer impedance, as the impedance is affected by drifts in supply voltage and temperature. One evaluation occurs every 32 clock cycles, with each evaluation moving the output buffer impedance level only one step at a time toward the optimum level. Impedance updates occur when the SRAM is in High-Z state, and thus are triggered by write and deselect operations. Updates will also be triggered with G HIGH initiated High-Z state, providing the specified G setup and hold times are met. Impedance match is not instantaneous upon power-up. In order to guarantee optimum output driver impedance, the SRAM requires a minimum number of non-read cycles (1,024) after power-up. The output buffers can also be programmed in a minimum impedance configuration by connecting ZQ to V_{SS} or V_{DD} .

Mode Control

There are two mode control select pins (M_1 and M_2) used to set the proper read protocol. This SRAM supports single clock pipelined operating mode. For proper specified device operation, M_1 must be connected to V_{SS} and M_2 must be connected to V_{DD} . These mode pins must be set at power-up and must not change during device operation.

Power-Up/Power-Down Supply Voltage Sequencing

The following power-up supply voltage application is recommended: V_{SS} , V_{DD} , V_{DDQ} , V_{REF} , then V_{IN} . V_{DD} and V_{DDQ} can be applied simultaneously, as long as V_{DDQ} does not exceed V_{DD} by more than 0.5V during power-up. The following power-down supply voltage removal sequence is recommended: V_{IN} , V_{REF} , V_{DDQ} , V_{DD} , V_{SS} . V_{DD} and V_{DDQ} can be removed simultaneously, as long as V_{DDQ} does not exceed V_{DD} by more than 0.5V during power-down.

Sleep Mode

Sleep mode is a low power mode initiated by bringing the asynchronous ZZ pin high. During sleep mode, all other inputs are ignored and outputs are brought to a High-Impedance state. Sleep mode current and output High-Z are guaranteed after the specified sleep mode enable time. During sleep mode the memory array data content is preserved. Sleep mode must not be initiated until after all pending operations have completed, as any pending operation is not guaranteed to properly complete after sleep mode is initiated. Normal operations can be resumed by bringing the ZZ pin low, but only after the specified sleep mode recovery time.

TRUTH TABLE

K	ZZ	\overline{G}	\overline{SS}	\overline{SW}	\overline{SWa}	\overline{SWb}	\overline{SWc}	\overline{SWd}	DQa	DQb	DQc	DQd	Operation
X	H	X	X	X	X	X	X	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Power Down Mode. No Operation
X	L	H	X	X	X	X	X	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Output Disabled.
↑	L	L	H	X	X	X	X	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Output Disabled. No Operation
↑	L	L	L	H	X	X	X	X	DOUT	DOUT	DOUT	DOUT	Read Cycle
↑	L	X	L	L	H	H	H	H	Hi-Z	Hi-Z	Hi-Z	Hi-Z	No Bytes Written
↑	L	X	L	L	L	H	H	H	DIN	Hi-Z	Hi-Z	Hi-Z	Write first byte
↑	L	X	L	L	H	L	H	H	Hi-Z	DIN	Hi-Z	Hi-Z	Write second byte
↑	L	X	L	L	H	H	L	H	Hi-Z	Hi-Z	DIN	Hi-Z	Write third byte
↑	L	X	L	L	H	H	H	L	Hi-Z	Hi-Z	Hi-Z	DIN	Write fourth byte
↑	L	X	L	L	L	L	L	L	DIN	DIN	DIN	DIN	Write all bytes

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	Note
Core Supply Voltage Relative to Vss	VDD	-0.5 to 3.9	V	
Output Supply Voltage Relative to Vss	VDDQ	-0.5 to 3.9	V	
Voltage on any I/O pin Relative to Vss	VTERM	-0.5 to VDD+0.5	V	
Output Short-Circuit Current	IOUT	25	mA	
Operating Temperature	TOPR	0 to 70	°C	
Storage Temperature	TSTG	-55 to 125	°C	

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit	Note
Core Power Supply Voltage	VDD	3.15	3.3	3.45	V	
Output Power Supply Voltage	VDDQ	1.4	1.5	1.6	V	
Input High Level	VIH	VREF+0.1	-	VDDQ+0.3	V	
Input Low Level	VIL	-0.3	-	VREF-0.1	V	
Input Reference Voltage	VREF	0.6	VDDQ/2	2VDDQ/3	V	
Clock Input Signal Voltage	VIN-CLK	-0.3	-	VDDQ+0.3	V	
Clock Input Differential Voltage	VDIF-CLK	0.1	-	VDDQ+0.6	V	
Clock Input Common Mode Voltage	VCM-CLK	0.6	VDDQ/2	2VDDQ/3	V	

PIN CAPACITANCE

Parameter	Symbol	Typ	Max	Unit
Input Capacitance	C _{IN}	-	4	pF
Output Capacitance	C _{OUT}	-	6	pF

NOTE : Periodically sampled and not 100% tested.(dV=0V, f=1MHz)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit	Note
Average Power Supply Operating Current-x36 (V _{IN} =V _{IH} or V _{IL} , ZZ & SS=V _{IL})	I _{DD4} I _{DD5}	-	600 550	mA	1, 2
Average Power Supply Operating Current-x18 (V _{IN} =V _{IH} or V _{IL} , ZZ & SS=V _{IL})	I _{DD4} I _{DD5}	-	550 500	mA	1, 2
Power Supply Standby Current (V _{IN} =V _{IH} or V _{IL} , ZZ=V _{IH})	I _{SBZZ}	-	60	mA	1
Active Standby Power Supply Current (V _{IN} =V _{IH} or V _{IL} , SS=V _{IH} , ZZ=V _{IL})	I _{SBSS}	-	200	mA	1
Input Leakage Current (V _{IN} =V _{SS} or V _{DDQ})	I _{LI}	-1	1	μA	
Output Leakage Current (V _{OUT} =V _{SS} or V _{DDQ} , DQ in High-Z)	I _{LO}	-1	1	μA	
Output High Voltage(Programmable Impedance Mode)	V _{OH1}	V _{DDQ} /2	V _{DDQ}	V	3, 5
Output Low Voltage(Programmable Impedance Mode)	V _{OL1}	V _{SS}	V _{DDQ} /2	V	4, 5
Output High Voltage(I _{OH} =-0.1mA)	V _{OH2}	V _{DDQ} -0.2	V _{DDQ}	V	6
Output Low Voltage(I _{OL} =0.1mA)	V _{OL2}	V _{SS}	0.2	V	6
Output High Voltage(I _{OH} =-6mA)	V _{OH3}	V _{DDQ} -0.4	V _{DDQ}	V	6
Output Low Voltage(I _{OL} =6mA)	V _{OL3}	V _{SS}	0.4	V	6

NOTE :1. Minimum cycle. I_{OUT}=0mA.

2. 50% read cycles.

3. |I_{OH}|=(V_{DDQ}/2)/(R_Q/5)±10% @ V_{OH}=V_{DDQ}/2 for 175Ω ≤ R_Q ≤ 350Ω.

4. |I_{OL}|=(V_{DDQ}/2)/(R_Q/5)±10% @ V_{OL}=V_{DDQ}/2 for 175Ω ≤ R_Q ≤ 350Ω.


5. Programmable Impedance Output Buffer Mode. The ZQ pin is connected to V_{SS} through R_Q.

6. Minimum Impedance Output Buffer Mode. The ZQ pin is connected to V_{SS} or V_{DD}.

AC TEST CONDITIONS

Parameter	Symbol	Value	Unit
Core Power Supply Voltage	V _{DD}	3.15~3.45	V
Output Power Supply Voltage	V _{DDQ}	1.4~1.6	V
Input High/Low Level	V _{IH} /V _{IL}	1.25/0.25	V
Input Reference Level	V _{REF}	0.75	V
Input Rise/Fall Time	T _R /T _F	1.0/1.0	ns
Input and Out Timing Reference Level		0.75	V
Clock Input Timing Reference Level		Cross Point	V

AC TEST OUTPUT LOAD




NOTE : Parameters are tested with R_Q=250Ω and V_{DDQ}=1.5V.

AC CHARACTERISTICS

Parameter	Symbol	-4		-5A		5		Unit	Note
		Min	Max	Min	Max	Min	Max		
Clock Cycle Time	t _{KHKH}	4.0	-	5.0	-	5.0	-	ns	
Clock High Pulse Width	t _{KHKL}	1.2	-	1.2	-	1.2	-	ns	
Clock Low Pulse Width	t _{KLKH}	1.2	-	1.2	-	1.2	-	ns	
Clock High to Output Valid	t _{KHQV}	-	2.0	-	2.0	-	2.5	ns	
Clock High to Output Hold	t _{KHQX}	0.5	-	0.5	-	0.5	-	ns	
Address Setup Time	t _{AVKH}	0.5	-	0.5	-	0.5	-	ns	
Address Hold Time	t _{KHAX}	0.75	-	0.75	-	0.75	-	ns	
Write Data Setup Time	t _{DVKH}	0.5	-	0.5	-	0.5	-	ns	
Write Data Hold Time	t _{KHDX}	0.75	-	0.75	-	0.75	-	ns	
\overline{SW} , \overline{SW} [a:d] Setup Time	t _{WVKH}	0.5	-	0.5	-	0.5	-	ns	
\overline{SW} , \overline{SW} [a:d] Hold Time	t _{KHWX}	0.75	-	0.75	-	0.75	-	ns	
\overline{SS} Setup Time	t _{SVKH}	0.5	-	0.5	-	0.5	-	ns	
\overline{SS} Hold Time	t _{KHSX}	0.75	-	0.75	-	0.75	-	ns	
Clock High to Output Hi-Z	t _{KHQZ}	-	2.0	-	2.0	-	2.5	ns	
Clock High to Output Low-Z	t _{KHQX1}	0.5	-	0.5	-	0.5	-	ns	
\overline{G} High to Output High-Z	t _{GHQZ}	-	2.0	-	2.0	-	2.5	ns	
\overline{G} Low to Output Low-Z	t _{GLQX}	0.5	-	0.5	-	0.5	-	ns	
\overline{G} Low to Output Valid	t _{GLQV}	-	2.0	-	2.0	-	2.0	ns	
ZZ High to Power Down(Sleep Time)	t _{ZZE}	-	8.0	-	10.0	-	10.0	ns	
ZZ Low to Recovery(Wake-up Time)	t _{ZZR}	-	8.0	-	10.0	-	10.0	ns	


TIMING WAVEFORMS OF NORMAL ACTIVE CYCLES (\overline{SS} Controlled, $\overline{G}=Low$)



NOTE

1. D₃ is the input data written in memory location A₃.
2. Q₄ is the output data read from the write data buffer(not from the cell array), as a result of address A₄ being a match from the last write cycle address.


TIMING WAVEFORMS OF NORMAL ACTIVE CYCLES (\overline{G} Controlled, $\overline{SS}=Low$)



NOTE

1. D₃ is the input data written in memory location A₃.
2. Q₄ is the output data read from the write data buffer(not from the cell array), as a result of address A₄ being a match from the last write cycle address.


TIMING WAVEFORMS OF STANDBY CYCLES



IEEE 1149.1 TEST ACCESS PORT AND BOUNDARY SCAN-JTAG

This part contains an IEEE standard 1149.1 Compatible Test Access Port (TAP). The package pads are monitored by the Serial Scan circuitry when in test mode. This is to support connectivity testing during manufacturing and system diagnostics. Internal data is not driven out of the SRAM under JTAG control. In conformance with IEEE 1149.1, the SRAM contains a TAP controller, Instruction Register, Bypass Register and ID register. The TAP controller has a standard 16-state machine that resets internally upon power-up, therefore, TRST signal is not required. It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfacing with normal operation of the SRAM, TCK must be tied to Vss to preclude mid level input. TMS and TDI are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected. But they may also be tied to VDD through a resistor. TDO should be left unconnected.

JTAG Block Diagram




JTAG Instruction Coding

IR2	IR1	IR0	Instruction	TDO Output	Notes
0	0	0	SAMPLE-Z	Boundary Scan Register	1
0	0	1	IDCODE	Identification Register	2
0	1	0	SAMPLE-Z	Boundary Scan Register	1
0	1	1	BYPASS	Bypass Register	3
1	0	0	SAMPLE	Boundary Scan Register	4
1	0	1	BYPASS	Bypass Register	3
1	1	0	BYPASS	Bypass Register	3
1	1	1	BYPASS	Bypass Register	3

NOTE :

1. Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs.
2. TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.
3. Bypass register is initiated to Vss when BYPASS instruction is invoked. The Bypass Register also holds serially loaded TDI when exiting the Shift DR states.
4. SAMPLE instruction does not place DQs in Hi-Z.

TAP Controller State Diagram



SCAN REGISTER DEFINITION

Part	Instruction Register	Bypass Register	ID Register	Boundary Scan
256Kx36	3 bits	1 bits	32 bits	70 bits
512Kx18	3 bits	1 bits	32 bits	51 bits

ID REGISTER DEFINITION

Part	Revision Number (31:28)	Part Configuration (27:18)	Vendor Definition (17:12)	Samsung JEDEC Code (11: 1)	Start Bit(0)
256Kx36	0000	00110 00100	XXXXXX	00001001110	1
512Kx18	0000	00111 00011	XXXXXX	00001001110	1

BOUNDARY SCAN EXIT ORDER(x36)

36	3B	SA ₉		SA ₈	5B	35
37	2B	NC		SA ₁₇	6B	34
38	3A	SA ₁₀		SA ₇	5A	33
39	3C	SA ₁₁		SA ₆	5C	32
40	2C	SA ₁₂		SA ₅	6C	31
41	2A	SA ₁₃		SA ₄	6A	30
42	2D	DQc ₉		DQb ₉	6D	29
43	1D	DQc ₈		DQb ₈	7D	28
44	2E	DQc ₇		DQb ₇	6E	27
45	1E	DQc ₆		DQb ₆	7E	26
46	2F	DQc ₅		DQb ₅	6F	25
47	2G	DQc ₄		DQb ₄	6G	24
48	1G	DQc ₃		DQb ₃	7G	23
49	2H	DQc ₂		DQb ₂	6H	22
50	1H	DQc ₁		DQb ₁	7H	21
51	3G	\overline{SWc}		\overline{SWb}	5G	20
52	4D	ZQ		\overline{G}	4F	19
53	4E	\overline{SS}		K	4K	18
54	4G	NC		\overline{K}	4L	17
55	4H	NC		\overline{SWa}	5L	16
56	4M	\overline{SW}		DQa ₁	7K	15
57	3L	\overline{SWd}		DQa ₂	6K	14
58	1K	DQd ₁		DQa ₃	7L	13
59	2K	DQd ₂		DQa ₄	6L	12
60	1L	DQd ₃		DQa ₅	6M	11
61	2L	DQd ₄		DQa ₆	7N	10
62	2M	DQd ₅		DQa ₇	6N	9
63	1N	DQd ₆		DQa ₈	7P	8
64	2N	DQd ₇		DQa ₉	6P	7
65	1P	DQd ₈		ZZ	7T	6
66	2P	DQd ₉		SA ₃	5T	5
67	3T	SA ₁₄		SA ₂	6R	4
68	2R	SA ₁₅		SA ₁₆	4T	3
69	4N	SA ₀		SA ₁	4P	2
70	3R	M ₁		M ₂	5R	1

BOUNDARY SCAN EXIT ORDER(x18)

26	3B	SA ₉		SA ₈	5B	25
27	2B	NC		SA ₁₇	6B	24
28	3A	SA ₁₀		SA ₇	5A	23
29	3C	SA ₁₁		SA ₆	5C	22
30	2C	SA ₁₂		SA ₅	6C	21
31	2A	SA ₁₃		SA ₄	6A	20
				DQa ₉	6D	19
32	1D	DQb ₁				
33	2E	DQb ₂				
				DQa ₈	7E	18
				DQa ₇	6F	17
34	2G	DQb ₃				
				DQa ₆	7G	16
				DQa ₅	6H	15
35	1H	DQb ₄				
36	3G	\overline{SWb}				
37	4D	ZQ		\overline{G}	4F	14
38	4E	\overline{SS}		K	4K	13
39	4G	NC		\overline{K}	4L	12
40	4H	NC		\overline{SWa}	5L	11
41	4M	\overline{SW}		DQa ₄	7K	10
42	2K	DQb ₅		DQa ₃	6L	9
43	1L	DQb ₆				
44	2M	DQb ₇		DQa ₂	6N	8
45	1N	DQb ₈		DQa ₁	7P	7
				ZZ	7T	6
46	2P	DQb ₉		SA ₃	5T	5
47	3T	SA ₁₄		SA ₂	6R	4
48	2R	SA ₁₅				
49	4N	SA ₀		SA ₁	4P	3
50	2T	SA ₁₈		SA ₁₆	6T	2
51	3R	M ₁		M ₂	5R	1

NOTE : 1. Pin 2B is a no connection pin to internal chip. This pin is a place holder for 16M part and the scanned data is fixed to "0" for this 8M part.
 2. Pins 4G and 4H are no connection pin to internal chip. The scanned data are fixed to "0" and "1" respectively.

JTAG DC OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit	Note
Power Supply Voltage	VDD	3.15	3.3	3.45	V	
Input High Level	V _{IH}	1.7	-	V _{DD} +0.3	V	
Input Low Level	V _{IL}	-0.3	-	0.7	V	
Output High Voltage(I _{OH} =-2mA)	V _{OH}	2.0	-	V _{DD}	V	
Output Low Voltage(I _{OL} =2mA)	V _{OL}	V _{SS}	-	0.4	V	

NOTE : 1. The input level of SRAM pin is to follow the SRAM DC specification.

JTAG AC TEST CONDITIONS


Parameter	Symbol	Min	Unit	Note
Input High/Low Level	V _{IH} /V _{IL}	2.5/0.0	V	
Input Rise/Fall Time	TR/TF	1.0/1.0	ns	
Input and Output Timing Reference Level		1.25	V	1

NOTE : 1. See SRAM AC test output load on page 7.



JTAG AC Characteristics

Parameter	Symbol	Min	Max	Unit	Note
TCK Cycle Time	t _{CHCH}	50	-	ns	
TCK High Pulse Width	t _{CHCL}	20	-	ns	
TCK Low Pulse Width	t _{CLCH}	20	-	ns	
TMS Input Setup Time	t _{MVCH}	5	-	ns	
TMS Input Hold Time	t _{CHMX}	5	-	ns	
TDI Input Setup Time	t _{DVCH}	5	-	ns	
TDI Input Hold Time	t _{CHDX}	5	-	ns	
SRAM Input Setup Time	t _{SVCH}	5	-	ns	
SRAM Input Hold Time	t _{CHSX}	5	-	ns	
Clock Low to Output Valid	t _{CLQV}	0	10	ns	

JTAG TIMING DIAGRAM



119 BGA PACKAGE DIMENSIONS



NOTE :

1. All Dimensions are in Millimeters.
2. Solder Ball to PCB Offset : 0.10 MAX.
3. PCB to Cavity Offset : 0.10 MAX.