## Document Title

**512Kx8 Bit High Speed Static RAM(3.3V Operating).**
**Operated at Commercial and Industrial Temperature Ranges.**

## Revision History

| RevNo. | History | Draft Data | Remark |
|--------|---------|------------|--------|
| Rev. 0.0 | Initial release with Preliminary. | Feb. 12. 1999 | Preliminary |
| Rev. 1.0 | 1.1 Removed Low power Version.<br>1.2 Removed Data Retention Characteristics.<br>1.3 Changed $I_{SB1}$ to 20mA | Mar. 29. 1999 | Preliminary |
| Rev. 2.0 | Relax D.C parameters. | Aug. 19. 1999 | Preliminary |

| Item | | Previous | Current |
|------|------|----------|---------|
| $I_{CC}$ | 12ns | 160mA | 195mA |
| | 15ns | 155mA | 190mA |
| | 20ns | 150mA | 185mA |

Rev. 3.0     3.1 Delete Preliminary        Mar. 27. 2000    Final

3.2 Update D.C parameters and 10ns part.

| | Previous | | | Current | | |
|------|---------|---------|----------|---------|---------|----------|
| | $I_{CC}$ | $I_{sb}$ | $I_{sb1}$ | $I_{CC}$ | $I_{sb}$ | $I_{sb1}$ |
| 10ns | - | | | 155mA | | |
| 12ns | 195mA | 70mA | 20mA | 145mA | 60mA | 10mA |
| 15ns | 190mA | | | 135mA | | |
| 20ns | 185mA | | | 125mA | | |

| | | | |
|--------|-------------------|---------------|--------|
| Rev. 4.0 | Add Low Power-Ver. | Apr. 24. 2000 | Final |

**SAMSUNG**
**ELECTRONICS**

**Rev 4.0**
**April 2000**

# KM68V4002C/CL, KM68V4002CI/CLI    CMOS SRAM

## *512K x 8 Bit High-Speed CMOS Static RAM*

### FEATURES

• Fast Access Time 10,12,15,20ns(Max.)
• Low Power Dissipation
   Standby (TTL)    : 60mA(Max.)
         (CMOS)  : 10mA(Max.)
                  1.2mA(Max.) L-Ver. only
 Operating     KM68V4002C/CL-10 : 155mA(Max.)
               KM68V4002C/CL-12 : 145mA(Max.)
               KM68V4002C/CL-15 : 135mA(Max.)
               KM68V4002C/CL-20 : 125mA(Max.)
• Single 3.3±0.3V Power Supply
• TTL Compatible Inputs and Outputs
• Fully Static Operation
  - No Clock or Refresh required
• Three State Outputs
• 2V Minimum Data Retention ; L-Ver. only
• Center Power/Ground Pin Configuration
• Standard Pin Configuration
        KM68V4002CJ : 36-SOJ-400
        KM68V4002CT : 44-TSOP2-400BF

### GENERAL DESCRIPTION

The KM68V4002C is a 4,194,304-bit high-speed Static Random Access Memory organized as 524,288 words by 8 bits. The KM68V4002C uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM68V4002C is packaged in a 400 mil 36-pin plastic SOJ and 44-pin plastic TSOP type II.

### FUNCTIONAL BLOCK DIAGRAM



### ORDERING INFORMATION

| KM68V4002C/CL-10/12/15/20 | Commercial  Temp. |
|---|---|
| KM68V4002CI/CLI-10/12/15/20 | Industrial Temp. |

SAMSUNG
ELECTRONICS

## PIN CONFIGURATION *(Top View)*

```
         36-SOJ

A0  [1]              [36] N.C
A1  [2]              [35] A18
A2  [3]              [34] A17
A3  [4]              [33] A16
A4  [5]              [32] A15
CS̄  [6]              [31] OĒ
I/O1 [7]             [30] I/O8
I/O2 [8]             [29] I/O7
Vcc [9]              [28] Vss
Vss [10]             [27] Vcc
I/O3 [11]            [26] I/O6
I/O4 [12]            [25] I/O5
WĒ  [13]             [24] A14
A5  [14]             [23] A13
A6  [15]             [22] A12
A7  [16]             [21] A11
A8  [17]             [20] A10
A9  [18]             [19] N.C
```

```
         44-TSOP2

N.C [1]              [44] N.C
N.C [2]              [43] N.C
A0  [3]              [42] N.C
A1  [4]              [41] A18
A2  [5]              [40] A17
A3  [6]              [39] A16
A4  [7]              [38] A15
CS̄  [8]              [37] OĒ
I/O1 [9]             [36] I/O8
I/O2 [10]            [35] I/O7
Vcc [11]             [34] Vss
Vss [12]             [33] Vcc
I/O3 [13]            [32] I/O6
I/O4 [14]            [31] I/O5
WĒ  [15]             [30] A14
A5  [16]             [29] A13
A6  [17]             [28] A12
A7  [18]             [27] A11
A8  [19]             [26] A10
A9  [20]             [25] N.C
N.C [21]             [24] N.C
N.C [22]             [23] N.C
```

## PIN FUNCTION

| Pin Name | Pin Function |
|---|---|
| $A_0$ - $A_{18}$ | Address Inputs |
| $\overline{WE}$ | Write Enable |
| $\overline{CS}$ | Chip Select |
| $\overline{OE}$ | Output Enable |
| $I/O_1 \sim I/O_8$ | Data Inputs/Outputs |
| $V_{CC}$ | Power(+3.3V) |
| $V_{SS}$ | Ground |
| N.C | No Connection |

## ABSOLUTE MAXIMUM RATINGS*

| Parameter | | Symbol | Rating | Unit |
|---|---|---|---|---|
| Voltage on Any Pin Relative to $V_{SS}$ | | $V_{IN}$, $V_{OUT}$ | -0.5 to 4.6 | V |
| Voltage on $V_{CC}$ Supply Relative to $V_{SS}$ | | $V_{CC}$ | -0.5 to 4.6 | V |
| Power Dissipation | | $P_D$ | 1.0 | W |
| Storage Temperature | | $T_{STG}$ | -65 to 150 | °C |
| Operating Temperature | Commercial | $T_A$ | 0 to 70 | °C |
| | Industrial | $T_A$ | -40 to 85 | °C |

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and
   functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied.
   Exposure to absolute maximum rating conditions for extended periods may affect reliability.

SAMSUNG
**ELECTRONICS**

## RECOMMENDED DC OPERATING CONDITIONS*(TA=0 to 70°C)

| Parameter | Symbol | Min | Typ | Max | Unit |
|---|---|---|---|---|---|
| Supply Voltage | $V_{CC}$ | 3.0 | 3.3 | 3.6 | V |
| Ground | $V_{SS}$ | 0 | 0 | 0 | V |
| Input High Voltage | $V_{IH}$ | 2.0 | - | $V_{CC}$+0.3*** | V |
| Input Low Voltage | $V_{IL}$ | -0.3** | - | 0.8 | V |

\*   The above parameters are also guaranteed at industrial temperature range.
\*\*   $V_{IL}$(Min) = -2.0V a.c(Pulse Width ≤ 8ns) for I ≤ 20mA.
\*\*\*   $V_{IH}$(Max) = $V_{CC}$ + 2.0V a.c (Pulse Width ≤ 8ns) for I ≤ 20mA

## DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise specified)

| Parameter | Symbol | Test Conditions | | | Min | Max | Unit |
|---|---|---|---|---|---|---|---|
| Input Leakage Current | $I_{LI}$ | $V_{IN}$=$V_{SS}$ to $V_{CC}$ | | | -2 | 2 | μA |
| Output Leakage Current | $I_{LO}$ | $\overline{CS}$=$V_{IH}$ or $\overline{OE}$=$V_{IH}$ or $\overline{WE}$=$V_{IL}$ $V_{OUT}$=$V_{SS}$ to $V_{CC}$ | | | -2 | 2 | μA |
| Operating Current | $I_{CC}$ | Min. Cycle, 100% Duty $\overline{CS}$=$V_{IL,}$ $V_{IN}$=$V_{IH}$ or $V_{IL,}$ $I_{OUT}$=0mA | Com. | 10ns | - | 155 | mA |
| | | | | 12ns | - | 145 | |
| | | | | 15ns | - | 135 | |
| | | | | 20ns | - | 125 | |
| | | | Ind. | 10ns | - | 170 | |
| | | | | 12ns | - | 160 | |
| | | | | 15ns | - | 150 | |
| | | | | 20ns | - | 140 | |
| Standby Current | $I_{SB}$ | Min. Cycle, $\overline{CS}$=$V_{IH}$ | | | - | 60 | mA |
| | $I_{SB1}$ | f=0MHz, $\overline{CS}$≥$V_{CC}$-0.2V, $V_{IN}$≥$V_{CC}$-0.2V or $V_{IN}$≤0.2V | Norrmal | | - | 10 | |
| | | | L-Ver. | | - | 1.2 | |
| Output Low Voltage Level | $V_{OL}$ | $I_{OL}$=8mA | | | - | 0.4 | V |
| Output High Voltage Level | $V_{OH}$ | $I_{OH}$=-4mA | | | 2.4 | - | V |

\* The above parameters are also guaranteed at industrial temperature range.

## CAPACITANCE*(TA=25°C, f=1.0MHz)

| Item | Symbol | Test Conditions | MIN | Max | Unit |
|---|---|---|---|---|---|
| Input/Output Capacitance | $C_{I/O}$ | $V_{I/O}$=0V | - | 8 | pF |
| Input Capacitance | $C_{IN}$ | $V_{IN}$=0V | - | 7 | pF |

\* Capacitance is sampled and not 100% tested.

## AC CHARACTERISTICS(TA=0 to 70°C, VCC=3.3±0.3V, unless otherwise noted.)

### TEST CONDITIONS*

| Parameter | Value |
|---|---|
| Input Pulse Levels | 0V to 3V |
| Input Rise and Fall Times | 3ns |
| Input and Output timing  Reference Levels | 1.5V |
| Output Loads | See below |

*The above test conditions are also applied at industrial temperature range.

Output Loads(A)

$D_{OUT}$  $R_L = 50\Omega$  $V_L = 1.5V$

$Z_O = 50\Omega$  30pF*

Output Loads(B)
for $t_{HZ}$, $t_{LZ}$, $t_{WHZ}$, $t_{OW}$, $t_{OLZ}$ & $t_{OHZ}$

+3.3V

319Ω

$D_{OUT}$

353Ω  5pF*

\* Capacitive Load consists of all components of the
  test environment.

\* Including Scope and Jig Capacitance

### READ CYCLE*

| Parameter | Symbol | KM68V4002C-10 | | KM68V4002C-12 | | KM68V4002C-15 | | KM68V4002C-20 | | Unit |
|---|---|---|---|---|---|---|---|---|---|---|
| | | Min | Max | Min | Max | Min | Max | Min | Max | |
| Read Cycle Time | $t_{RC}$ | 10 | - | 12 | - | 15 | - | 20 | - | ns |
| Address Access Time | $t_{AA}$ | - | 10 | - | 12 | - | 15 | - | 20 | ns |
| Chip Select to Output | $t_{CO}$ | - | 10 | - | 12 | - | 15 | - | 20 | ns |
| Output Enable to Valid Output | $t_{OE}$ | - | 5 | - | 6 | - | 7 | - | 9 | ns |
| Chip Enable to Low-Z Output | $t_{LZ}$ | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| Output Enable to Low-Z Output | $t_{OLZ}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| Chip Disable to High-Z Output | $t_{HZ}$ | 0 | 5 | 0 | 6 | 0 | 7 | 0 | 9 | ns |
| Output Disable to High-Z Output | $t_{OHZ}$ | 0 | 5 | 0 | 6 | 0 | 7 | 0 | 9 | ns |
| Output Hold from Address | $t_{OH}$ | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| Chip Selection to Power Up Time | $t_{PU}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| Chip Selection to Power Down- | $t_{PD}$ | - | 10 | - | 12 | - | 15 | - | 20 | ns |

\* The above parameters are also guaranteed at industrial temperature range.

**SAMSUNG**

**ELECTRONICS**

# KM68V4002C/CL, KM68V4002CI/CLI    CMOS SRAM

## WRITE CYCLE*

| Parameter | Symbol | KM68V4002C-10 | | KM68V4002C-12 | | KM68V4002C-15 | | KM68V4002C-20 | | Unit |
|---|---|---|---|---|---|---|---|---|---|---|
| | | Min | Max | Min | Max | Min | Max | Min | Max | |
| Write Cycle Time | $t_{WC}$ | 10 | - | 12 | - | 15 | - | 20 | - | ns |
| Chip Select to End of Write | $t_{CW}$ | 7 | - | 8 | - | 10 | - | 12 | - | ns |
| Address Set-up Time | $t_{AS}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| Address Valid to End of | $t_{AW}$ | 7 | - | 8 | - | 10 | - | 12 | - | ns |
| Write Pulse Width($\overline{OE}$ High) | $t_{WP}$ | 7 | - | 8 | - | 10 | - | 12 | - | ns |
| Write Pulse Width($\overline{OE}$ Low) | $t_{WP1}$ | 10 | - | 12 | - | 15 | - | 20 | - | ns |
| Write Recovery Time | $t_{WR}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| Write to Output High-Z | $t_{WHZ}$ | 0 | 5 | 0 | 6 | 0 | 7 | 0 | 9 | ns |
| Data to Write Time Overlap | $t_{DW}$ | 5 | - | 6 | - | 7 | - | 9 | - | ns |
| Data Hold from Write Time | $t_{DH}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| End Write to Output Low-Z | $t_{OW}$ | 3 | - | 3 | - | 3 | - | 3 | - | ns |

* The above parameters are also guaranteed at industrial temperature range.

## TIMMING DIAGRAMS

### TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$)



### TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)



NOTES(WRITE CYCLE)

1. $\overline{WE}$ is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. $t_{HZ}$ and $t_{OHZ}$ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to $V_{OH}$ or $V_{OL}$ levels.
4. At any given temperature and voltage condition, $t_{HZ}$(Max.) is less than $t_{LZ}$(Min.) both for a given device and from device to device.
5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS}=V_{IL.}$
7. Address valid prior to coincident with $\overline{CS}$ transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

SAMSUNG

ELECTRONICS

**TIMING WAVEFORM OF WRITE CYCLE(1)** ($\overline{OE}$= Clock)



**TIMING WAVEFORM OF WRITE CYCLE(2)** ($\overline{OE}$=Low Fixed)



**TIMING WAVEFORM OF WRITE CYCLE(3)** ($\overline{CS}$ = Controlled)

**Rev 4.0**
**April 2000**

SAMSUNG

**ELECTRONICS**

**NOTES(**WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low $\overline{CS}$ and $\overline{WE}$. A write begins at the latest transition $\overline{CS}$ going low and $\overline{WE}$ going low ; A write ends at the earliest transition $\overline{CS}$ going high or $\overline{WE}$ going high. $t_{WP}$ is measured from the beginning of write to the end of write.
3. $t_{CW}$ is measured from the later of $\overline{CS}$ going low to end of write.
4. $t_{AS}$ is measured from the address valid to the beginning of write.
5. $t_{WR}$ is measured from the end of write to the address change. $t_{WR}$ applied in case a write ends as $\overline{CS}$ or $\overline{WE}$ going high.
6. If $\overline{OE}$, $\overline{CS}$ and $\overline{WE}$ are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If $\overline{CS}$ goes low simultaneously with $\overline{WE}$ going or after $\overline{WE}$ going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When $\overline{CS}$ is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

## FUNCTIONAL DESCRIPTION

| $\overline{CS}$ | $\overline{WE}$ | $\overline{OE}$ | Mode | I/O Pin | Supply Current |
|---|---|---|---|---|---|
| H | X | X* | Not Select | High-Z | $I_{SB}$, $I_{SB1}$ |
| L | H | H | Output Disable | High-Z | $I_{CC}$ |
| L | H | L | Read | $D_{OUT}$ | $I_{CC}$ |
| L | L | X | Write | $D_{IN}$ | $I_{CC}$ |

* X means Don't Care.

## DATA RETENTION CHARACTERISTICS*($T_A$=0 to 70°C)

| Parameter | Symbol | Test Condition | Min. | Typ. | Max. | Unit |
|---|---|---|---|---|---|---|
| $V_{CC}$ for Data Retention | $V_{DR}$ | $\overline{CS} \geq V_{CC} - 0.2V$ | 2.0 | - | 3.6 | V |
| Data Retention Current | $I_{DR}$ | $V_{CC}$=3.0V, $\overline{CS} \geq V_{CC} - 0.2V$ <br> $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ | - | - | 1.0 | mA |
| | | $V_{CC}$=2.0V, $\overline{CS} \geq V_{CC} - 0.2V$ <br> $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ | - | - | 0.7 | |
| Data Retention Set-Up Time | $t_{SDR}$ | See Data Retention | 0 | - | - | ns |
| Recovery Time | $t_{RDR}$ | Wave form(below) | 5 | - | - | ms |

* The above parameters are also guaranteed at industrial temperature range.
  Data Retention Characteristic is for L-ver only.

## DATA RETENTION WAVE FORM

**$\overline{CS}$ controlled**



- 8 -

SAMSUNG
**ELECTRONICS**

## PACKAGE DIMENSIONS

Units:millimeters/Inches

### 36-SOJ-400



### 44-TSOP2-400BF

Units:millimeters/Inches

**Rev 4.0**
**April 2000**

**SAMSUNG**
**ELECTRONICS**