

## Document Title

**64Kx16 Super Low Power and Low Voltage  
Full CMOS SRAM Data Sheets for 48-CSP**

## Revision History

<u>Rev. No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
Rev. 0.0	- 1'st edition - Package Dimension Finalized	Feb. 4'th, 1997	Preliminary
Rev. 0.1	- 2'nd edition - Change speed marking method Marking was indicate speed at high power, that change to speed at low power	Apr. 18'th, 1997	Preliminary

---

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.

# KM616FS1000Z, KM616FR1000Z Family

## 64Kx16 bit Super Low Power and Low Voltage Full CMOS SRAM with 48-CSP(Chip Scale Package)

### FEATURES SUMMARY

- Process Technology : 0.4μm Full CMOS
- Organization :64Kx16
- Power Supply Voltage  
KM616FS1000Z Family : 2.3V(Min) ~ 3.3V(Max)  
KM616FR1000Z Family : 1.8V(Min) ~ 2.7V(Max)
- Low Data Retention Voltage : 1.5V(Min)
- Three state output status and TTL Compatible
- Package Type : 48-CSP with 0.75mm ball pitch

### GENERAL DESCRIPTION

The KM616FS1000Z and KM616FR1000Z family are fabricated by SAMSUNG's advanced Full CMOS process technology. The family support various operating temperature ranges and has very small size with 0.75 ball pitch and 6 x 8 ball array. The family also support low data retention voltage for battery back-up operation with low data retention current.

### PRODUCT FAMILY

Product Family	Operating Temp.Range	Vcc Range (min~max)	Speed(ns)	Power Dissipation		PKG Type
				Standby (I <sub>SB1</sub> )	Operating (I <sub>CC2</sub> )	
KM616FS1000Z	Commercial (0~70°C)	2.3~3.3V	100* @ V <sub>CC</sub> =3.0±0.3V	5μA (Max)	80mA(Max)	48-CSP (6x8 ball area with 0.75mm ball pitch)
KM616FR1000Z			150* @ V <sub>CC</sub> =2.5±0.2V		50mA(Max)	
KM616FS1000ZI	Industrial (-40~85°C)	2.3~3.3V	100* @ V <sub>CC</sub> =3.0±0.3V	5μA (Max)	80mA(Max)	
KM616FR1000ZI			150* @ V <sub>CC</sub> =2.5±0.2V		50mA(Max)	
			300* @ V <sub>CC</sub> =2.0±0.2V		25mA(Max)	


\* The parameter is measured with 30pF test load.

### 48-CSP PIN TOP VIEW

	1	2	3	4	5	6
<b>A</b>	$\overline{\text{LB}}$	$\overline{\text{OE}}$	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	NC
<b>B</b>	I/O <sub>9</sub>	$\overline{\text{UB}}$	A <sub>3</sub>	A <sub>4</sub>	$\overline{\text{CS}}$	I/O <sub>1</sub>
<b>C</b>	I/O <sub>10</sub>	I/O <sub>11</sub>	A <sub>5</sub>	A <sub>6</sub>	I/O <sub>2</sub>	I/O <sub>3</sub>
<b>D</b>	V <sub>SS</sub>	I/O <sub>12</sub>	NC	A <sub>7</sub>	I/O <sub>4</sub>	V <sub>CC</sub>
<b>E</b>	V <sub>CC</sub>	I/O <sub>13</sub>	NC	NC	I/O <sub>5</sub>	V <sub>SS</sub>
<b>F</b>	I/O <sub>15</sub>	I/O <sub>14</sub>	A <sub>14</sub>	A <sub>15</sub>	I/O <sub>6</sub>	I/O <sub>7</sub>
<b>G</b>	I/O <sub>16</sub>	NC	A <sub>12</sub>	A <sub>13</sub>	$\overline{\text{WE}}$	I/O <sub>8</sub>
<b>H</b>	NC	A <sub>8</sub>	A <sub>9</sub>	A <sub>10</sub>	A <sub>11</sub>	NC

\* See last page for package dimension.

### FUNCTIONAL BLOCK DIAGRAM



Name	Function	Name	Function
A <sub>0</sub> ~A <sub>15</sub>	Address Inputs	$\overline{\text{LB}}$	Lower Byte(I/O <sub>1</sub> ~ 8)
$\overline{\text{WE}}$	Write Enable Input	$\overline{\text{UB}}$	Upper Byte(I/O <sub>9</sub> ~ 16)
$\overline{\text{CS}}$	Chip Select Input	V <sub>CC</sub>	Power
$\overline{\text{OE}}$	Output Enable Input	V <sub>SS</sub>	Ground
I/O <sub>1</sub> ~I/O <sub>16</sub>	Data Inputs/Outputs	N.C.	No Connection

SAMSUNG ELECTRONICS CO., LTD reserves the right to change products and specifications without notice.

# KM616FS1000Z, KM616FR1000Z Family

**Preliminary**  
**CMOS SRAM**

## PRODUCT LIST & ORDERING INFORMATION

### PRODUCT LIST

Commercial Temp Product (0~70°C)		Industrial Temp Product (-40~85°C)	
Part Name	Function	Part Name	Function
KM616FS1000Z-15	48-CSP, 2.5V/3.0V, 150/100ns	KM616FS1000Z-15	48-CSP, 2.5V/3.0V, 150/100ns
KM616FR1000Z-30	48-CSP, 1.8V/2.5V, 300ns	KM616FR1000Z-30	48-CSP, 1.8V/2.5V, 300ns

\* The meaning of 2.5V/3.0V, 150/100ns is that the operating V<sub>cc</sub> is ranged from 2.3V(Min) to 3.3V(Max) with speed 150ns @2.5V±0.2 and 100ns @3.0V±0.3. This type of meaning is applied to other notations like the example.

\*\* In case of KM616FR1000Z-30, there is only one speed bin, 300ns though it supports wide range operating V<sub>cc</sub>.

### ORDERING INFORMATION

KM6 16 X X 1000 X X X - X X

- Blank: : Low Low Power
- Access Time : 7=70ns, 8=85ns, 10=100ns, 12=120ns,  
15=150ns, 30=300ns
- Operating Temperature : Blank=Commercial, E=Extended, I=Industrial
- Package Type : G=SOP, T=TSOP Forward R=TSOP Reverse  
Z=48-CSP with 0.75mm pitch
- Die Version : Blank=1'st generation
- Density : 1000=1Mbit
- S=2.3~3.3V, R=1.8~2.7V
- Process Technology : F-Full CMOS(6-Tr Cell)
- Organization : 16= x16
- SEC Standard SRAM

# KM616FS1000Z, KM616FR1000Z Family

**Preliminary**  
**CMOS SRAM**

## ABSOLUTE MAXIMUM RATINGS\*

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-0.2 to 3.6V <sup>1)</sup>	V	-
Voltage on Vcc supply relative to Vss	V <sub>CC</sub>	-0.2 to 4.0V <sup>2)</sup>	V	-
Power Dissipation	P <sub>D</sub>	1.0	W	-
Storage temperature	T <sub>STG</sub>	-55 to 150	°C	-
Operating Temperature	T <sub>A</sub>	0 to 70	°C	KM616FS1000Z KM616FR1000Z
		-40 to 85	°C	KM616FS1000ZI KM616FR1000ZI
Soldering temperature and time	T <sub>SOLDER</sub>	260°C, 5sec (Lead Only)	-	-

\* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS

Item	Symbol	Product	Min	Typ**	Max	Unit	
Supply voltage	V <sub>CC</sub>	KM616FS1000Z Family	2.3	2.5/3.0	3.3	V	
		KM616FR1000Z Family	1.8	2.0/2.5	2.7	V	
Ground	V <sub>SS</sub>	All Family	0	0	0	V	
Input high voltage	V <sub>IH</sub>	KM616FS1000Z Family	V <sub>CC</sub> =3.0±0.2V	2.2	-	V <sub>CC</sub> +0.2	V
			V <sub>CC</sub> =2.5±0.2V	2.0	-	V <sub>CC</sub> +0.2	V
		KM616FR1000Z Family	V <sub>CC</sub> =2.5±0.2V	2.0	-	V <sub>CC</sub> +0.2	V
			V <sub>CC</sub> =2.0±0.2V	1.6	-	V <sub>CC</sub> +0.2	V
Input low voltage	V <sub>IL</sub>	All Family	-0.2***	-	0.6	V	

\* 1) Commercial Product : T<sub>A</sub>=0 to 70°C, unless otherwise specified

2) Industrial Product : T<sub>A</sub>=-40 to 85°C, unless otherwise specified

\*\* T<sub>A</sub>=25°C

\*\*\* V<sub>IL</sub>(Min)=-1.5V for ≤30ns pulse width, not 100% tested

## CAPACITANCE\* (f=1MHz, T<sub>A</sub>=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	8	pF
Input/Output capacitance	C <sub>IO</sub>	V <sub>IO</sub> =0V	-	10	pF

\* Capacitance is sampled not, 100% tested

## DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions <sup>1)</sup>		Min	Typ**	Max	Unit	
Input leakage current	I <sub>LI</sub>	V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>		-1	-	1	μA	
Output leakage current	I <sub>LO</sub>	$\overline{CS}=V_{IH}$ or $\overline{WE}=V_{IL}$ , V <sub>IO</sub> =V <sub>SS</sub> to V <sub>CC</sub>		-1	-	1	μA	
Operating power supply current	I <sub>CC</sub>	$\overline{CS}=V_{IL}$ V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> , I <sub>IO</sub> =0mA	Read	-	-	10 <sup>5)</sup>	mA	
			Write	-	-	20 <sup>5)</sup>		
Average operating current	I <sub>CC1</sub>	Cycle time=1μs100%duty $\overline{CS} \leq 0.2V$	Read	-	-	10 <sup>5)</sup>	mA	
			Write	-	-	20 <sup>5)</sup>		
	I <sub>CC2</sub>	Min cycle, 100% duty I <sub>IO</sub> =0mA, $\overline{CS}=V_{IH}$	V <sub>CC</sub> =3.3V@100ns	-	-	80 <sup>4)</sup>	mA	
			V <sub>CC</sub> =2.7V@150ns	-	-	50		
V <sub>CC</sub> =2.2V@300ns			-	-	25			
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub>	V <sub>CC</sub> =3.0V	2.1mA	-	-	0.4	V
			V <sub>CC</sub> =2.5V	0.5mA	-	-	0.4	
			V <sub>CC</sub> =2.0V	0.33mA	-	-	0.4	
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub>	V <sub>CC</sub> =3.0V	-1.0mA	2.4	-	-	V
			V <sub>CC</sub> =2.5V	-0.5mA	2.0	-	-	
			V <sub>CC</sub> =2.0V	-0.44mA	1.6	-	-	
Standby Current (TTL)	I <sub>SB</sub>	$\overline{CS}=V_{IH}$		-	-	0.3	mA	
Standby Current (CMOS)	KM616FS1000Z KM616FR1000Z	I <sub>SB1</sub>	$\overline{CS} \geq V_{CC}-0.2V$ Other inputs =0~V <sub>CC</sub>	Low Low Power	-	0.05 <sup>3)</sup>	5 <sup>2)</sup>	μA
	KM616FS1000ZI KM616FR1000ZI			Low Low Power	-	0.05 <sup>3)</sup>	5 <sup>2)</sup>	μA

1) - Commercial Product

TA=0 to 70°C, V<sub>CC</sub>=2.3(Min) ~ 3.3V(Max) for 616FS1000Z Family, V<sub>CC</sub>=1.8V(Min) ~ 2.7V(Max)V for 616FR1000Z Family

- Industrial Product

TA=-40 to 85°C, V<sub>CC</sub>=2.3V(Min) ~ 3.3V(Max) for 616FS1000ZI Family, V<sub>CC</sub>=1.8V(Min)~2.7V(Max) for 616FR1000ZI Family.

2) The value has difference by±μA, Measured at V<sub>CC</sub>=3.3V(Max)

3) The value is not 100% tested but obtained statistically at Temp=25°C

4) - The value is measured at V<sub>CC</sub>=3.0V±0.3V

- I<sub>CC2</sub>=40mA with 120ns cycle at V<sub>CC</sub>=2.5V±0.2V, but this value is not 100% tested but obtained statistically.

- I<sub>CC2</sub>=25mA with 300ns cycle at V<sub>CC</sub>=2.0V±0.2V, but this value is not 100% tested but obtained statistically.

5) The value is measured at V<sub>CC</sub>=3.0V±0.3V. The value measured at V<sub>CC</sub>=2.5/2.0V is under the value of V<sub>CC</sub>=3.0V


# KM616FS1000Z, KM616FR1000Z Family

**Preliminary**  
**CMOS SRAM**

## AC OPERATING CONDITIONS

### TEST CONDITIONS(1. Test Load and Test Input/Output Reference)\*

Item	Value	Remark
Input pulse level	0.4 to 2.2V	V <sub>CC</sub> =3.0V, 2.5V
	0.4 to 1.8V	V <sub>CC</sub> =2.0V
Input rising and falling time	5ns	-
input and output reference voltage	1.5V	V <sub>CC</sub> =3.0V
	1.1V	V <sub>CC</sub> =2.5V
	0.9V	V <sub>CC</sub> =2.0V,
Output load (See right)	C <sub>L</sub> =100pF	See Test Condition #2
	C <sub>L</sub> =30pF	



\* Including scope and jig capacitance

\*\*R<sub>1</sub>=3070Ω, R<sub>2</sub>=3150Ω

\*\*\*V<sub>TM</sub>=2.8V for V<sub>CC</sub> = 3.0V  
2.3V for V<sub>CC</sub> = 2.5V  
1.8V for V<sub>CC</sub> = 2.0V

\* See test condition of DC Operating characteristics

### TEST CONDITIONS(2. Temperature and Vcc Conditions)

Product Family	Temperature	Vcc Range	Typical Supply Vcc	Speed	Comments
KM616FR1000Z	0~70°C	1.8(Min)~2.7(Max)	2.0V±0.2 Operation	300*ns	Commercial
KM616FS1000Z	0~70°C	2.3(Min)~3.3(Max)	2.5V±0.2 Operation	150*ns	
			3.0V±0.3 Operation	100*ns	
KM616FR1000ZI	-40~85°C	1.8(Min)~2.7(Max)	2.0V±0.2 Operation	300*ns	Industrial
KM616FS1000ZI	-40~85°C	2.3(Min)~3.3(Max)	2.5V±0.2 Operation	150*ns	
			3.0V±0.3 Operation	100*ns	

\* The parameter is measured with 30pF test load

**AC CHARACTERISTICS**

Parameter List		Symbol	Speed Bins						Units
			100ns		150ns		300ns		
			Min	Max	Min	Max	Min	Max	
Read	Read cycle time	t <sub>RC</sub>	100	-	150	-	300	-	ns
	Address access time	t <sub>AA</sub>	-	100	-	150	-	300	ns
	Chip select to output	t <sub>CO1</sub>	-	100	-	150	-	300	ns
	Output enable to valid output	t <sub>OE</sub>	-	50	-	75	-	150	ns
	$\overline{UB}$ , $\overline{LB}$ Access Time	t <sub>BA</sub>	-	50	-	75	-	150	ns
	Chip select to low-Z output	t <sub> LZ1,t<sub> LZ2</sub></sub>	10	-	20	-	50	-	ns
	$\overline{OE}$ & $\overline{LB}$ , $\overline{UB}$ to low-Z output	t <sub>OLZ,t<sub>BLZ</sub></sub>	5	-	20	-	30	-	ns
	Chip disable to high-Z output	t <sub>HZ1,t<sub>HZ2</sub></sub>	0	30	0	40	0	60	ns
	$\overline{OE}$ & $\overline{LB}$ , $\overline{UB}$ disable to high-Z	t <sub>OHZ,t<sub>BHZ</sub></sub>	0	30	0	40	0	60	ns
Output hold from address change	t <sub>OH</sub>	15	-	15	-	30	-	ns	
Write	Write cycle time	t <sub>WC</sub>	100	-	150	-	300	-	ns
	Chip select to end of write	t <sub>CW</sub>	80	-	120	-	300	-	ns
	Address set-up time	t <sub>AS</sub>	0	-	0	-	0	-	ns
	Address valid to end of write	t <sub>AW</sub>	80	-	120	-	300	-	ns
	Write pulse width	t <sub>WP</sub>	70	-	100	-	200	-	ns
	$\overline{UB}$ , $\overline{LB}$ Valid to End of Write	t <sub>BW</sub>	80	-	120	-	300	-	ns
	Write recovery	t <sub>WR</sub>	0	-	0	-	0	-	ns
	Write to output high-Z	t <sub>WHZ</sub>	0	30	0	40	0	60	ns
	Data to write time overlap	t <sub>DW</sub>	40	-	60	-	120	-	ns
	Data hold from write time	t <sub>DH</sub>	0	-	0	-	0	-	ns
	End write to output low-Z	t <sub>OW</sub>	5	-	5	-	20	-	ns

## DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition*	Min	Typ**	Max	Unit
Vcc for data retention	VDR	$\overline{CS} \geq V_{cc} - 0.2V$	1.5	-	3.6	V
Data retention current	IDR	$V_{cc} = 3.0V$ $\overline{CS} \geq V_{cc} - 0.2V$   Low Low Power	-	-	5	$\mu A$
Data retention set-up time	tSDR	See data retention waveform	0	-	-	ns
Recovery time	tRDR		tRC	-	-	


\* 1) Commercial Product :  $T_A = 0$  to  $70^\circ C$ , unless otherwise specified

2) Industrial Product :  $T_A = -40$  to  $85^\circ C$ , unless otherwise specified

\*\*  $T_A = 25^\circ C$ , the value is too small to detect by test machine,  $0.01 \mu A$  statistically

## DATA RETENTION TIMING DIAGRAM


( $\overline{CS}$  controlled)






## TIMMING DIAGRAMS

**TIMING WAVEFORM OF READ CYCLE(1)** (Address Controlled,  $\overline{CS}=\overline{OE}=V_{IL}$ ,  $\overline{WE}=V_{IH}$ ,  $\overline{UB}$  or, and  $\overline{LB}=V_{IL}$ )



**TIMING WAVEFORM OF READ CYCLE(2)** ( $\overline{WE}=V_{IH}$ )




### NOTES (READ CYCLE)

1.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition,  $t_{HZ}(\text{Max.})$  is less than  $t_{LZ}(\text{Min.})$  both for a given device and from device to device.


# KM616FS1000Z, KM616FR1000Z Family

*Preliminary*  
CMOS SRAM

TIMING WAVEFORM OF WRITE CYCLE(1)  $\overline{WE}$  Controlled




TIMING WAVEFORM OF WRITE CYCLE(2)  $\overline{CS}$  Controlled



# KM616FS1000Z, KM616FR1000Z Family

**Preliminary**  
**CMOS SRAM**

## TIMING WAVEFORM OF WRITE CYCLE(3) $\overline{UB}$ , $\overline{LB}$ Controlled)



### NOTES (WRITE CYCLE)

1. A write occurs during the overlap( $tWP$ ) of a low  $\overline{CS}$  and low  $\overline{WE}$ . A write begins when  $\overline{CS}$  goes low and  $\overline{WE}$  goes low with asserting  $\overline{UB}$  or  $\overline{LB}$  for single byte operation or simultaneous asserting  $\overline{UB}$  and  $\overline{LB}$  for double byte operation. A write ends at the earliest transition when  $\overline{CS}$  goes high and  $\overline{WE}$  goes high.  
The  $tWP$  is measured from the beginning of write to the end of write.
2.  $tCW$  is measured from the  $\overline{CS}$  going low to end of write.
3.  $tAS$  is measured from the address valid to the beginning of write.
4.  $tWR$  is measured from the end of write to the address change.  $tWR$  applied in case a write ends as  $\overline{CS}$  or  $\overline{WE}$  going high.


## FUNCTIONAL DESCRIPTION

$\overline{CS}$	$\overline{LB}$	$\overline{UB}$	$\overline{WE}$	$\overline{OE}$	Mode	I/O <sub>1~8</sub>	I/O <sub>9~16</sub>	Current Mode
H	X	X	X	X	Not Select	High-Z	High-Z	ISB1
L	X	X	H	H	Output Disable	High-Z	High-Z	Icc
L	H	H	X	X	Output Disable	High-Z	High-Z	
L	L	H	H	L	Read	Dout	High-Z	Icc
L	H	L	H	L	Read	High-Z	Dout	
L	L	L	H	L	Read	Dout	Dout	
L	L	H	L	X	Write	Din	High	Icc
L	H	L	L	X	Write	High-Z	Din	
L	L	L	L	X	Write	Din	Din	


\* X means don't care (Must be in high or low states)

## PACKAGE DIMENSIONS (Units : mm)


	Min	Typ	Max
A	-	0.75	-
B	5.90	6.00	6.10
B1	-	3.75	-
C	7.90	8.00	8.10
C1	-	5.25	-
D	0.30	0.35	0.40
E	-	0.80	0.81
E1	-	0.55	-
E2	-	0.25	-
Y	-	-	0.08




Bottom View



Side View



Top View



Detail A

- Notes:**
1. Bump counts : 48(8row x 6row)
  2. Bump pitch : (x,y)=(0.75 x 0.75)(typ.)
  3. All tolerance are +/-0.050 unless otherwise specified.
  4. Typ : Typical
  5. Y is coplanarity : 0.08(Max)