

# KM616FS1000Z, KM616FR1000Z Family

## Document Title

**64Kx16 SUper Low Power and Low Voltage  
Full CMOS SRAM Data Sheets for 48-CSP**

## Revision History

<u>Rev. No.</u>	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>
Rev. 0.0	- 1'st edition - Package Dimension Finalized	Feb. 4'th, 1997	Preliminary
Rev. 0.1	- 2'nd edition - Change speed marking method Marking was indicate speed at high power, that change to speed at low power	Apr. 18'th, 1997	Preliminary

---

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



ELECTRONICS

Revision 0.1  
April 1997

# KM616FS1000Z, KM616FR1000Z Family

## 64Kx16 bit Super Low Power and Low Voltage Full CMOS SRAM with 48-CSP(Chip Scale Package)

### FEATURES SUMMARY

- Process Technology : 0.4μm Full CMOS
- Organization : 64Kx16
- Power Supply Voltage
  - KM616FS1000Z Family : 2.3V(Min) ~ 3.3V(Max)
  - KM616FR1000Z Family : 1.8V(Min) ~ 2.7V(Max)
- Low Data Retention Voltage : 1.5V(Min)
- Three state output status and TTL Compatible
- Package Type : 48-CSP with 0.75mm ball pitch

### PRODUCT FAMILY

Product Family	Operating Temp.Range	Vcc Range (min~max)	Speed(ns)	Power Dissipation		PKG Type
				Standby (Isb1)	Operating (Icc2)	
KM616FS1000Z	Commercial (0~70°C)	2.3~3.3V	100* @ Vcc=3.0±0.3V 150* @ Vcc=2.5±0.2V	5μA (Max)	80mA(Max) 50mA(Max)	48-CSP (6x8 ball area with 0.75mm ball pitch)
KM616FR1000Z		1.8~2.7V	300* @ Vcc=2.0±0.2V		25mA(Max)	
KM616FS1000ZI	Industrial (-40~85°C)	2.3~3.3V	100* @ Vcc=3.0±0.3V 150* @ Vcc=2.5±0.2V	5μA (Max)	80mA(Max) 50mA(Max)	48-CSP (6x8 ball area with 0.75mm ball pitch)
KM616FR1000ZI		1.8~2.7V	300* @ Vcc=2.0±0.2V		25mA(Max)	


\* The parameter is measured with 30pF test load.

### 48-CSP PIN TOP VIEW

	1	2	3	4	5	6
A	$\overline{LB}$	$\overline{OE}$	A0	A1	A2	NC
B	I/O9	$\overline{UB}$	A3	A4	$\overline{CS}$	I/O1
C	I/O10	I/O11	A5	A6	I/O2	I/O3
D	Vss	I/O12	NC	A7	I/O4	Vcc
E	Vcc	I/O13	NC	NC	I/O5	Vss
F	I/O15	I/O14	A14	A15	I/O6	I/O7
G	I/O16	NC	A12	A13	$\overline{WE}$	I/O8
H	NC	A8	A9	A10	A11	NC

\* See last page for package dimension.

### FUNCTIONAL BLOCK DIAGRAM



Name	Function	Name	Function
A0~A15	Address Inputs	$\overline{LB}$	Lower Byte(I/O1 ~ 8)
$\overline{WE}$	Write Enable Input	$\overline{UB}$	Upper Byte(I/O9 ~ 16)
$\overline{CS}$	Chip Select Input	Vcc	Power
$\overline{OE}$	Output Enable Input	Vss	Ground
I/O1~I/O16	Data Inputs/Outputs	N.C.	No Connection

SAMSUNG ELECTRONICS CO., LTD reserves the right to change products and specifications without notice.



ELECTRONICS

# KM616FS1000Z, KM616FR1000Z Family

## PRODUCT LIST & ORDERING INFORMATION


### PRODUCT LIST

Commercial Temp Product (0~70°C)		Industrial Temp Product (-40~85°C)	
Part Name	Function	Part Name	Function
KM616FS1000Z-15	48-CSP, 2.5V/3.0V, 150/100ns	KM616FS1000Z-15	48-CSP, 2.5V/3.0V, 150/100ns
KM616FR1000Z-30	48-CSP, 1.8V/2.5V, 300ns	KM616FR1000Z-30	48-CSP, 1.8V/2.5V, 300ns

\* The meaning of 2.5V/3.0V, 150/100ns is that the operating Vcc is ranged from 2.3V(Min) to 3.3V(Max) with speed 150ns @2.5V±0.2 and 100ns @3.0V±0.3. This type of meaning is applied to other notations like the example.

\*\* In case of KM616FR1000Z-30, there is only one speed bin, 300ns though it supports wide range operating Vcc.

### ORDERING INFORMATION



# KM616FS1000Z, KM616FR1000Z Family

## ABSOLUTE MAXIMUM RATINGS\*

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	VIN, VOUT	-0.2 to 3.6V <sup>1)</sup>	V	-
Voltage on Vcc supply relative to Vss	VCC	-0.2 to 4.0V <sup>2)</sup>	V	-
Power Dissipation	PD	1.0	W	-
Storage temperature	TSTG	-55 to 150	°C	-
Operating Temperature	TA	0 to 70	°C	KM616FS1000Z KM616FR1000Z
		-40 to 85	°C	KM616FS1000ZI KM616FR1000ZI
Soldering temperature and time	TSOLDER	260°C, 5sec (Lead Only)	-	-

\* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS\*

Item	Symbol	Product	Min	Typ**	Max	Unit
Supply voltage	VCC	KM616FS1000Z Family	2.3	2.5/3.0	3.3	V
		KM616FR1000Z Family	1.8	2.0/2.5	2.7	V
Ground	VSS	All Family	0	0	0	V
Input high voltage	VIH	KM616FS1000Z Family	Vcc=3.0±0.2V	2.2	-	Vcc+0.2
			Vcc=2.5±0.2V	2.0	-	Vcc+0.2
		KM616FR1000Z Family	Vcc=2.5±0.2V	2.0	-	Vcc+0.2
			Vcc=2.0±0.2V	1.6	-	Vcc+0.2
Input low voltage	VIL	All Family	-0.2***	-	0.6	V

\* 1) Commercial Product : TA=0 to 70°C, unless otherwise specified

2) Industrial Product : TA=-40 to 85°C, unless otherwise specified

\*\* TA=25°C

\*\*\* VIL(Min)=-1.5V for≤30ns pulse width, not 100% tested

## CAPACITANCE\* (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	CIO	VIO=0V	-	10	pF

\* Capacitance is sampled not, 100% tested



ELECTRONICS

# KM616FS1000Z, KM616FR1000Z Family

## DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions <sup>1)</sup>			Min	Typ**	Max	Unit
Input leakage current	I <sub>LI</sub>	V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>			-1	-	1	µA
Output leakage current	I <sub>LO</sub>	CS=V <sub>IH</sub> or WE=V <sub>IL</sub> , V <sub>IO</sub> =V <sub>SS</sub> to V <sub>CC</sub>			-1	-	1	µA
Operating power supply current	I <sub>CC</sub>	CS=V <sub>IL</sub> V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> , I <sub>IO</sub> =0mA		Read	-	-	10 <sup>5</sup> )	mA
				Write	-	-	20 <sup>5</sup> )	
Average operating current	I <sub>CC1</sub>	Cycle time=1µs 100% duty CS≤0.2V			Read	-	10 <sup>5</sup> )	mA
		Write	-	-	20 <sup>5</sup> )			
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub>	V <sub>CC</sub> =3.3V @ 100ns		-	-	80 <sup>4)</sup>	mA
			V <sub>CC</sub> =2.7V @ 150ns		-	-	50	
			V <sub>CC</sub> =2.2V @ 300ns		-	-	25	
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub>	V <sub>CC</sub> =3.0V		2.1mA	-	0.4	V
			V <sub>CC</sub> =2.5V		0.5mA	-	0.4	
			V <sub>CC</sub> =2.0V		0.33mA	-	0.4	
Standby Current (TTL)	I <sub>SB</sub>	CS=V <sub>IH</sub>	V <sub>CC</sub> =3.0V			-	-	mA
			V <sub>CC</sub> =2.5V			-	-	
			V <sub>CC</sub> =2.0V			-	-	
Standby Current (CMOS)	I <sub>SB1</sub>	CS≥V <sub>CC</sub> -0.2V Other inputs =0~V <sub>CC</sub>	Low Low Power		-	0.05 <sup>3)</sup>	5 <sup>2)</sup>	µA
			Low Power		-	0.05 <sup>3)</sup>	5 <sup>2)</sup>	

1) - Commercial Product

TA=0 to 70°C, V<sub>CC</sub>=2.3(Min) ~ 3.3V(Max) for 616FS1000Z Family, V<sub>CC</sub>=1.8V(Min) ~ 2.7V(Max)V for 616FR1000Z Family

- Industrial Product

TA=-40 to 85°C, V<sub>CC</sub>=2.3V(Min) ~ 3.3V(Max) for 616FS1000ZI Family, V<sub>CC</sub>=1.8V(Min)~2.7V(Max) for 616FR1000ZI Family.

2) The value has difference by ±µA, Measured at V<sub>CC</sub>=3.3V(Max)

3) The value is not 100% tested but obtained statistically at Temp=25 °C

4) - The value is measured at V<sub>CC</sub>=3.0V±0.3V

- I<sub>CC2</sub>=40mA with 120ns cycle at V<sub>CC</sub>=2.5V±0.2V, but this value is not 100% tested but obtained statistically.

- I<sub>CC2</sub>=25mA with 300ns cycle at V<sub>CC</sub>=2.0V±0 .2V, but this value is not 100% tested but obtained statistically.

5) The value is measured at V<sub>CC</sub>=3.0V±0.3V. The value measured at V<sub>CC</sub>=2.5/2.0V is under the value of V<sub>CC</sub>=3.0V



ELECTRONICS

Revision 0.1  
April 1997


# KM616FS1000Z, KM616FR1000Z Family

## AC OPERATING CONDITIONS

### TEST CONDITIONS(1. Test Load and Test Input/Output Reference)\*

Item	Value	Remark
Input pulse level	0.4 to 2.2V	Vcc=3.0V, 2.5V
	0.4 to 1.8V	Vcc=2.0V
Input rising and falling time	5ns	-
input and output reference voltage	1.5V	Vcc=3.0V
	1.1V	Vcc=2.5V
	0.9V	Vcc=2.0V,
Output load (See right)	CL=100pF	See Test Condition #2
	CL=30pF	

\* See test condition of DC Operating characteristics



\* Including scope and jig capacitance

\*\*R1=3070Ω, R2=3150Ω

\*\*\*VTM=2.8V for Vcc = 3.0V

2.3V for Vcc = 2.5V

1.8V for Vcc = 2.0V

### TEST CONDITIONS(2. Temperature and Vcc Conditions)

Product Family	Temperature	Vcc Range	Typical Supply Vcc	Speed	Comments
KM616FR1000Z	0~70°C	1.8(Min)~2.7(Max)	2.0V±0.2 Operation	300*ns	Commercial
KM616FS1000Z	0~70°C	2.3(Min)~3.3(Max)	2.5V±0.2 Operation	150*ns	
			3.0V±0.3 Operation	100*ns	
KM616FR1000ZI	-40~85°C	1.8(Min)~2.7(Max)	2.0V±0.2 Operation	300*ns	Industrial
KM616FS1000ZI	-40~85°C	2.3(Min)~3.3(Max)	2.5V±0.2 Operation	150*ns	
			3.0V±0.3 Operation	100*ns	

\* The parameter is measured with 30pF test load

# KM616FS1000Z, KM616FR1000Z Family

## AC CHARACTERISTICS

Parameter List		Symbol	Speed Bins						Units	
			100ns		150ns		300ns			
			Min	Max	Min	Max	Min	Max		
Read	Read cycle time	t <sub>RC</sub>	100	-	150	-	300	-	ns	
	Address access time	t <sub>AA</sub>	-	100	-	150	-	300	ns	
	Chip select to output	t <sub>CO1</sub>	-	100	-	150	-	300	ns	
	Output enable to valid output	t <sub>OE</sub>	-	50	-	75	-	150	ns	
	$\overline{UB}$ , $\overline{LB}$ Access Time	t <sub>BA</sub>	-	50	-	75	-	150	ns	
	Chip select to low-Z output	t <sub>LZ1,tLZ2</sub>	10	-	20	-	50	-	ns	
	$\overline{OE}$ & $\overline{LB}$ , $\overline{UB}$ to low-Z output	t <sub>LZ,tBLZ</sub>	5	-	20	-	30	-	ns	
	Chip disable to high-Z output	t <sub>HZ1,tHZ2</sub>	0	30	0	40	0	60	ns	
	$\overline{OE}$ & $\overline{LB}$ , $\overline{UB}$ disable to high-Z	t <sub>OHZ,tBHZ</sub>	0	30	0	40	0	60	ns	
	Output hold from address change	t <sub>OH</sub>	15	-	15	-	30	-	ns	
Write	Write cycle time	t <sub>WC</sub>	100	-	150	-	300	-	ns	
	Chip select to end of write	t <sub>CW</sub>	80	-	120	-	300	-	ns	
	Address set-up time	t <sub>AS</sub>	0	-	0	-	0	-	ns	
	Address valid to end of write	t <sub>AW</sub>	80	-	120	-	300	-	ns	
	Write pulse width	t <sub>WP</sub>	70	-	100	-	200	-	ns	
	$\overline{UB}$ , $\overline{LB}$ Valid to End of Write	t <sub>BW</sub>	80	-	120	-	300	-	ns	
	Write recovery	t <sub>WR</sub>	0	-	0	-	0	-	ns	
	Write to output high-Z	t <sub>WHZ</sub>	0	30	0	40	0	60	ns	
	Data to write time overlap	t <sub>DW</sub>	40	-	60	-	120	-	ns	
	Data hold from write time	t <sub>DH</sub>	0	-	0	-	0	-	ns	
	End write to output low-Z	t <sub>OW</sub>	5	-	5	-	20	-	ns	



ELECTRONICS

Revision 0.1  
April 1997

# KM616FS1000Z, KM616FR1000Z Family

## DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition*	Min	Typ**	Max	Unit
Vcc for data retention	VDR	$\overline{CS} \geq Vcc - 0.2V$	1.5	-	3.6	V
Data retention current	I <sub>DR</sub>	$Vcc = 3.0V$ $\overline{CS} \geq Vcc - 0.2V$	Low Low Power	-	5	$\mu A$
Data retention set-up time	t <sub>SDR</sub>	See data retention waveform	0	-	-	ns
Recovery time	t <sub>RDR</sub>		t <sub>RC</sub>	-	-	


\* 1) Commercial Product : TA=0 to 70°C, unless otherwise specified

2) Industrial Product : TA=-40 to 85°C, unless otherwise specified

\*\* TA=25°C, the value is too small to detect by test machine, 0.01  $\mu A$  statistically

## DATA RETENTION TIMING DIAGRAM


( $\overline{CS}$  controlled)




# KM616FS1000Z, KM616FR1000Z Family

## TIMMING DIAGRAMS

### TIMING WAVEFORM OF READ CYCLE(1)(Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$ , $\overline{WE}=V_{IH}$ , $\overline{UB}$ or, and $\overline{LB}=V_{IL}$ )



### TIMING WAVEFORM OF READ CYCLE(2)( $\overline{WE}=V_{IH}$ )




#### NOTES (READ CYCLE)


1.  $t_{HZ}$  and  $t_{TOHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition,  $t_{HZ}(\text{Max.})$  is less than  $t_{LZ}(\text{Min.})$  both for a given device and from device to device .

# KM616FS1000Z, KM616FR1000Z Family

## TIMING WAVEFORM OF WRITE CYCLE(1) $\overline{WE}$ Controlled)




## TIMING WAVEFORM OF WRITE CYCLE(2) $\overline{CS}$ Controlled)



# KM616FS1000Z, KM616FR1000Z Family

TIMING WAVEFORM OF WRITE CYCLE(3)<sup>UB, LB</sup> Controlled)



#### NOTES (WRITE CYCLE)

1. A write occurs during the overlap(tWP) of a low  $\overline{CS}$  and low  $\overline{WE}$ . A write begins when  $\overline{CS}$  goes low and  $\overline{WE}$  goes low with asserting  $\overline{UB}$  or  $\overline{LB}$  for single byte operation or simultaneous asserting  $\overline{UB}$  and  $\overline{LB}$  for double byte operation. A write ends at the earliest transition when  $CS$  goes high and  $WE$  goes high.
2. The tWP is measured from the beginning of write to the end of write.
3. tCW is measured from the  $\overline{CS}$  going low to end of write.
4. tAS is measured from the address valid to the beginning of write.
5. tWR is measured from the end of write to the address change. tWR applied in case a write ends as  $\overline{CS}$  or  $\overline{WE}$  going high.

## FUNCTIONAL DESCRIPTION


$\overline{CS}$	$\overline{LB}$	$\overline{UB}$	$\overline{WE}$	$\overline{OE}$	Mode	I/O1~8	I/O9~16	Current Mode
H	X	X	X	X	Not Select	High-Z	High-Z	lSB1
L	X	X	H	H	Output Disable	High-Z	High-Z	lcc
L	H	H	X	X	Output Disable	High-Z	High-Z	
L	L	H	H	L	Read	Dout	High-Z	lcc
L	H	L	H	L	Read	High-Z	Dout	
L	L	L	H	L	Read	Dout	Dout	
L	L	H	L	X	Write	Din	High	lcc
L	H	L	L	X	Write	High-Z	Din	
L	L	L	L	X	Write	Din	Din	

\* X means don't care (Must be in high or low states)


# KM616FS1000Z, KM616FR1000Z Family

PACKAGE DIMENSIONS (Units : mm)

	Min	Typ	Max
A	-	0.75	-
B	5.90	6.00	6.10
B1	-	3.75	-
C	7.90	8.00	8.10
C1	-	5.25	-
D	0.30	0.35	0.40
E	-	0.80	0.81
E1	-	0.55	-
E2	-	0.25	-
Y	-	-	0.08



Detail A



Side View

Top View

Bottom View

Notes.

1. Bump counts : 48(8row x 6row)
2. Bump pitch : (x,y)=(0.75 x 0.75)(typ.)
3. All tolerance are +/-0.050 unless otherwise specified.
4. Typ : Typical
5. Y is coplanarity : 0.08(Max)