

February 1988

MM54C174/MM74C174 Hex D Flip-Flop

General Description

The MM54C174/MM74C174 hex D flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. All have a direct clear input. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clear is independent of clock and accomplished by a low level at the clear input. All inputs are protected by diodes to V_{CC} and GND.


Features

- Wide supply voltage range
- Guaranteed noise margin
- High noise immunity
- Low power TTL compatibility

3.0V to 15V 1.0V


0.45 V_{CC} (typ.) Fan out of 2 driving 74L

Logic and Connection Diagrams



TL/F/5899-3

Dual-In-Line Package



Order Number MM54C174 or MM74C174

Truth Table

Inputs			Output		
Clear	Clock	D	Q		
L	X	Х	L		
Н	1 ↑	Н	Н		
Н	↑	L	L		
Н	Ĺ	X	l Q		

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin

-0.3V to V_{CC} +0.3V

Operating Temperature Range MM54C174

MM74C174

-55°C to +125°C -40°C to +85°C Storage Temperature Range

 -65°C to $+150^{\circ}\text{C}$

Power Dissipation (PD)

Dual-In-Line Small Outline 700 mW 500 mW

Operating V_{CC} Range

500 mW 3.0V to 15V

Absolute Maximum V_{CC}

18V 260°C

Lead Temperature (Soldering, 10 sec.)

DC Electrical Characteristics Min/Max limits apply across temperature range unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
MOS TO CI	MOS		•			
V _{IN(1)}	Logical "1" Input Voltage	$V_{CC} = 5V$ $V_{CC} = 10V$	3.5 8.0			V V
V _{IN(0)}	Logical "0" Input Voltage	$V_{CC} = 5V$ $V_{CC} = 10V$			1.5 2.0	V V
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 5V, I_O = -10 \mu A$ $V_{CC} = 10V, I_O = -10 \mu A$	4.5 9.0			V V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5V, I_O = 10 \mu A$ $V_{CC} = 10V, I_O = 10 \mu A$			0.5 1.0	V
I _{IN(1)}	Logical "1" Input Current	V _{CC} = 15V, V _{IN} = 15V		0.005	1.0	μΑ
I _{IN(0)}	Logical "0" Input Current	$V_{CC} = 15V, V_{IN} = 0V$	-1.0	-0.005		μΑ
Icc	Supply Current	V _{CC} = 15V		0.05	300	μΑ
MOS/LPTT	L INTERFACE					
V _{IN(1)}	Logical "1" Input Voltage	54C, V _{CC} = 4.5V 74C, V _{CC} = 4.75V	V _{CC} -1.5 V _{CC} -1.5			V V
V _{IN(0)}	Logical "0" Input Voltage	54C, V _{CC} = 4.5V 74C, V _{CC} = 4.75V			0.8 0.8	V V
V _{OUT(1)}	Logical "1" Output Voltage	$54C$, $V_{CC} = 4.5V$, $I_{O} = -360 \mu A$ $74C$, $V_{CC} = 4.75V$, $I_{O} = -360 \mu A$	2.4 2.4			V V
V _{OUT(0)}	Logical "0" Output Voltage	54C, $V_{CC} = 4.5V$, $I_{O} = 360 \mu A$ 74C, $V_{CC} = 4.75V$, $I_{O} = 360 \mu A$			0.4 0.4	V V
OUTPUT DR	IVE (See 54C/74C Family Char	acteristics Data Sheet) (short circuit o	urrent)			
I _{SOURCE}	Output Source Current (P-Channel)	V _{CC} = 5V T _A = 25°C, V _{OUT} = 0V	-1.75	-3.3		mA
ISOURCE	Output Source Current (P-Channel)	V _{CC} = 10V T _A = 25°C, V _{OUT} = 0V	-8.0	-15		mA
I _{SINK}	Output Sink Current (N-Channel)	V _{CC} = 5V T _A = 25°C, V _{OUT} = 0V	1.75	3.6		mA
ISINK	Output Sink Current (N-Channel)	$V_{CC} = 5V$ $T_A = 25$ °C, $V_{OUT} = 0V$	8.0	16		mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{pd}	Propagation Delay Time to a Logical "0" or Logical "1" from Clock to Q	$V_{CC} = 5V$ $V_{CC} = 10V$		150 70	300 110	ns ns
t _{pd}	Propagation Delay Time to a Logical "0" from Clear	$V_{CC} = 5V$ $V_{CC} = 10V$		110 50	300 110	ns ns
t_{S1}, t_{S0}	Time Prior to Clock Pulse that Data Must be Present	$V_{CC} = 5V$ $V_{CC} = 10V$	75 25			ns ns
t _{H1} , t _{H0}	Time after Clock Pulse that Data Must be Held	$V_{CC} = 5V$ $V_{CC} = 10V$	0	-10 -5.0		ns ns
t _W	Minimum Clock Pulse Width	$V_{CC} = 5V$ $V_{CC} = 10V$		50 35	250 100	ns ns
t _W	Minimum Clear Pulse Width	$V_{CC} = 5V$ $V_{CC} = 10V$		65 35	140 70	ns ns
t _r , t _f	Maximum Clock Rise and Fall Time	$V_{CC} = 5V$ $V_{CC} = 10V$	15 5.0	>1200 >1200		μs μs
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 5V$ $V_{CC} = 10V$	2.0 5.0	6.5 12		MHz MHz
C _{IN}	Input Capacitance	Clear Input (Note 2) Any Other Input		11 5.0		pF pF
C _{PD}	Power Dissipation Capacitance	Per Package (Note 3)		95		pF

^{*}AC Parameters are guaranteed by DC correlated testing.


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Capacitance is guaranteed by periodic testing.

Note 3: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics Application Note AN-90.


Switching Time Waveforms

Waveforms AC Test Circuit






TL/F/5899-6



Order Number MM54C174J or MM74C174J NS Package Number J16A



Molded Dual-In-Line Package (N) Order Number MM54C174N or MM74C174N NS Package Number N16E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.

Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications