# DATA SHEET

# MOS INTEGRATED CIRCUIT $\mu$ PD4382161, 4382181, 4382321, 4382361

# 8M-BIT CMOS SYNCHRONOUS FAST SRAM FLOW THROUGH OPERATION

#### Description

The  $\mu$ PD4382161 is a 524,288-word by 16-bit, the  $\mu$ PD4382181 is a 524,288-word by 18-bit, the  $\mu$ PD4382321 is a 262,144-word by 32-bit and the  $\mu$ PD4382361 is a 262,144-word by 36-bit synchronous static RAM fabricated with advanced CMOS technology using N-channel four-transistor memory cell.

The  $\mu$ PD4382161,  $\mu$ PD4382181,  $\mu$ PD4382321 and  $\mu$ PD4382361 integrate unique synchronous peripheral circuitry, 2-bit burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single clock input (CLK).

The  $\mu$ PD4382161,  $\mu$ PD4382181,  $\mu$ PD4382321 and  $\mu$ PD4382361 are suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit configuration, such as cache and buffer memory.

ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State ("Sleep"). In the "Sleep" state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal operation.

The  $\mu$ PD4382161,  $\mu$ PD4382181,  $\mu$ PD4382321 and  $\mu$ PD4382361 are packaged in 100-pin plastic LQFP with a 1.4 mm package thickness for high density and low capacitive loading.

#### Features

\*

- Single 3.3 V power supply
- Synchronous operation
- Internally self-timed write control
- Burst read / write : Interleaved burst and linear burst sequence
- Fully registered inputs for flow through operation
- All registers triggered off positive clock edge
- LVTTL Compatible : All inputs and outputs
- Fast clock access time : 8.5 ns (100 MHz), 9 ns (90 MHz) (μPD4382321, μPD4382361)

9 ns (90 MHz), 10 ns (83 MHz) (µPD4382161, µPD4382181)

- Asynchronous output enable : /G
- Burst sequence selectable : MODE
- Sleep mode : ZZ (ZZ = Open or Low : Normal operation)
- Separate byte write enable :

/BW1 - /BW4 (μPD4382321, μPD4382361), /BW1 - /BW2 (μPD4382161, μPD4382181), /BWE Global write enable : /GW

- Three chip enables for easy depth expansion
- Common I/O using three state outputs

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

The mark ★ shows major revised points.

## **Ordering Information**


	Part number	Access Time ns	Clock Frequency MHz	Core Supply Voltage V	I/O Interface V	Package	Notes
	μPD4382161GF-A90	9.0	90	3.3 ± 0.165	3.3 LVTTL	100-pin Plastic LQFP (14 x 20)	1
*	μPD4382161GF-A10	10.0	83				
	μPD4382181GF-A90	9.0	90				
*	μPD4382181GF-A10	10.0	83				
	μPD4382321GF-A85	8.5	100				2
	μPD4382321GF-A90	9.0	90				
	μPD4382361GF-A85	8.5	100				
	μPD4382361GF-A90	9.0	90				

Notes 1. Grade A90 and A10 are available in the  $\mu$ PD4382161GF and  $\mu$ PD4382181GF

**2.** Grade A85 and A90 are available in the  $\mu$ PD4382321GF and  $\mu$ PD4382361GF

#### Pin Configurations (Marking Side)

/xxx indicates active low signal.




Remark Refer to Package Drawing for 1-pin index mark.

#### Pin Identification (µPD4382161GF, µPD4382181GF)

Symbol	Pin No.	Description
A0 - A18	37, 36, 35, 34, 33, 32, 100, 99, 82,	Synchronous Address Input
	81, 44, 45, 46, 47, 48, 49, 50, 43, 80	
I/O1 - I/O16	58, 59, 62, 63, 68, 69, 72, 73, 8, 9,	Synchronous Data In,
	12, 13, 18, 19, 22, 23	Synchronous / Asynchronous Data Out
I/OP1, NC Note	74	Synchronous Data In (Parity),
I/OP2, NC Note	24	Synchronous / Asynchronous Data Out (Parity)
/ADV	83	Synchronous Burst Address Advance Input
/AP	84	Synchronous Address Status Processor Input
/AC	85	Synchronous Address Status Controller Input
/CE, CE2, /CE2	98, 97, 92	Synchronous Chip Enable Input
/BW1, /BW2, /BWE	93, 94, 87	Synchronous Byte Write Enable Input
/GW	88	Synchronous Global Write Input
/G	86	Asynchronous Output Enable Input
CLK	89	Clock Input
MODE	31	Asynchronous Burst Sequence Select Input
		Do not change state during normal operation
ZZ	64	Asynchronous Power Down State Input
Vdd	15, 41, 65, 91	Power Supply
Vss	17, 40, 67, 90	Ground
VddQ	4, 11, 20, 27, 54, 61, 70, 77	Output Buffer Power Supply
VssQ	5, 10, 21, 26, 55, 60, 71, 76	Output Buffer Ground
NC	1, 2, 3, 6, 7, 14, 16, 25, 28, 29, 30,	No Connection
	38, 39, 42, 51, 52, 53, 56, 57, 66, 75,	
	78, 79, 95, 96	

Note NC (No Connection) is used in the  $\mu$ PD4382161GF.

I/OP1 - I/OP2 is used in the  $\mu$ PD4382181GF.



Remark Refer to Package Drawing for 1-pin index mark.

#### Pin Identification (µPD4382321GF, µPD4382361GF)


Symbol	Pin No.	Description
A0 - A17	37, 36, 35, 34, 33, 32, 100, 99, 82, 81, 44,	Synchronous Address Input
	45, 46, 47, 48, 49, 50, 43	
I/O1 - I/O32	52, 53, 56, 57, 58, 59, 62, 63, 68, 69, 72,	Synchronous Data In,
	73, 74, 75, 78, 79, 2, 3, 6, 7, 8, 9, 12, 13,	Synchronous / Asynchronous Data Out
	18, 19, 22, 23, 24, 25, 28, 29	
I/OP1, NC Note	51	Synchronous Data In (Parity),
I/OP2, NC Note	80	Synchronous / Asynchronous Data Out (Parity)
I/OP3, NC Note	1	
I/OP4, NC Note	30	
/ADV	83	Synchronous Burst Address Advance Input
/AP	84	Synchronous Address Status Processor Input
/AC	85	Synchronous Address Status Controller Input
/CE, CE2, /CE2	98, 97, 92	Synchronous Chip Enable Input
/BW1 - /BW4, /BWE	93, 94, 95, 96, 87	Synchronous Byte Write Enable Input
/GW	88	Synchronous Global Write Input
/G	86	Asynchronous Output Enable Input
CLK	89	Clock Input
MODE	31	Asynchronous Burst Sequence Select Input
		Do not change state during normal operation
ZZ	64	Asynchronous Power Down State Input
Vdd	15, 41, 65, 91	Power Supply
Vss	17, 40, 67, 90	Ground
VddQ	4, 11, 20, 27, 54, 61, 70, 77	Output Buffer Power Supply
VssQ	5, 10, 21, 26, 55, 60, 71, 76	Output Buffer Ground
NC	14, 16, 38, 39, 42, 66	No Connection

Note NC (No Connection) is used in the  $\mu$ PD4382321GF.

I/OP1 - I/OP4 is used in the  $\mu$ PD4382361GF.

#### **Block Diagrams**

#### [μPD4382161, μPD4382181]



#### **Burst Sequence**

#### [μPD4382161, μPD4382181]


#### Interleaved Burst Sequence Table (MODE = Open or VDD)

External Address	A18 - A2, A1, A0
1st Burst Address	A18 - A2, A1, /A0
2nd Burst Address	A18 - A2, /A1, A0
3rd Burst Address	A18 - A2, /A1, /A0

#### Linear Burst Sequence Table (MODE = Vss)

External Address	A18 - A2, 0, 0	A18 - A2, 0, 1	A18 - A2, 1, 0	A18 - A2, 1, 1
1st Burst Address	A18 - A2, 0, 1	A18 - A2, 1, 0	A18 - A2, 1, 1	A18 - A2, 0, 0
2nd Burst Address	A18 - A2, 1, 0	A18 - A2, 1, 1	A18 - A2, 0, 0	A18 - A2, 0, 1
3rd Burst Address	A18 - A2, 1, 1	A18 - A2, 0, 0	A18 - A2, 0, 1	A18 - A2, 1, 0

#### [µPD4382321, µPD4382361]



#### **Burst Sequence**

#### [*µ*PD4382321, *µ*PD4382361]

#### Interleaved Burst Sequence Table (MODE = Open or VDD)

External Address	A17 - A2, A1, A0
1st Burst Address	A17 - A2, A1, /A0
2nd Burst Address	A17 - A2, /A1, A0
3rd Burst Address	A17 - A2, /A1, /A0

#### Linear Burst Sequence Table (MODE = Vss)

External Address	A17 - A2, 0, 0	A17 - A2, 0, 1	A17 - A2, 1, 0	A17 - A2, 1, 1
1st Burst Address	A17 - A2, 0, 1	A17 - A2, 1, 0	A17 - A2, 1, 1	A17 - A2, 0, 0
2nd Burst Address	A17 - A2, 1, 0	A17 - A2, 1, 1	A17 - A2, 0, 0	A17 - A2, 0, 1
3rd Burst Address	A17 - A2, 1, 1	A17 - A2, 0, 0	A17 - A2, 0, 1	A17 - A2, 1, 0

#### Asynchronous Truth Table

Operation	/G	I/O
Read Cycle	L	Dout
Read Cycle	н	Hi-Z
Write Cycle	×	Hi-Z, Din
Deselected	×	Hi-Z

**Remark** ×: don't care

#### Synchronous Truth Table

Operation	/CE	CE2	/CE2	/AP	/AC	/ADV	/WRITE	CLK	Address
Deselected Note	Н	×	×	×	L	×	×	$L\toH$	None
Deselected Note	L	L	×	L	×	×	×	$L\toH$	None
Deselected Note	L	×	н	L	×	×	×	$L\toH$	None
Deselected Note	L	L	×	Н	L	×	×	$L\toH$	None
Deselected Note	L	×	н	Н	L	×	×	$L\toH$	None
Read Cycle / Begin Burst	L	Н	L	L	×	×	×	$L\toH$	External
Read Cycle / Begin Burst	L	Н	L	Н	L	×	н	$L\toH$	External
Read Cycle / Continue Burst	×	×	×	Н	н	L	×	$L\toH$	Next
Read Cycle / Continue Burst	н	×	×	×	н	L	×	$L\toH$	Next
Read Cycle / Suspend Burst	×	×	×	Н	н	н	×	$L\toH$	Current
Read Cycle / Suspend Burst	н	×	×	×	Н	Н	×	$L\toH$	Current
Write Cycle / Begin Burst	L	Н	L	Н	L	×	L	$L\toH$	External
Write Cycle / Continue Burst	×	×	×	Н	н	L	×	$L\toH$	Next
Write Cycle / Continue Burst	н	×	×	×	н	L	×	$L\toH$	Next
Write Cycle / Suspend Burst	×	×	×	Н	Н	Н	×	$L\toH$	Current
Write Cycle / Suspend Burst	н	×	×	×	Н	Н	×	$L\toH$	Current

Note Deselect status is held until new "Begin Burst" entry.

Remarks 1. × : don't care

/WRITE = H means the following two cases.

(1) /BWE and /GW are HIGH.

(2) /BW1, /BW2, /BW3, /BW4 and /GW are HIGH, and /BWE is LOW.

<sup>2. /</sup>WRITE = L means any one or more byte write enables (/BW1, /BW2, /BW3 or /BW4) and /BWE are LOW or /GW is LOW.

#### Partial Truth Table for Write Enables

## [μPD4382161, μPD4382181]

Operation	/GW	/BWE	/BW1	/BW2
Read Cycle	Н	Н	×	×
Read Cycle	Н	L	Н	Н
Write Cycle / Byte 1 Only	Н	L	L	Н
Write Cycle / All Bytes	Н	L	L	L
Write Cycle / All Bytes	L	×	×	×

Remark  $\times$  : don't care

#### [μPD4382321, μPD4382361]

Operation	/GW	/BWE	/BW1	/BW2	/BW3	/BW4
Read Cycle	н	Н	×	×	×	×
Read Cycle	н	L	Н	Н	Н	Н
Write Cycle / Byte 1 Only	н	L	L	Н	Н	Н
Write Cycle / All Bytes	н	L	L	L	L	L
Write Cycle / All Bytes	L	×	×	×	×	×

Remark ×: don't care

#### ZZ (Sleep) Truth Table

ZZ	Chip Status
$\leq$ 0.2 V	Active
Open	Active
$\geq V_{\text{DD}} - 0.2 \; V$	Sleep

#### **Electrical Specifications**

#### **Absolute Maximum Ratings**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Supply voltage	Vdd		-0.5		+4.0	V	
Output supply voltage	VddQ		-0.5		Vdd	V	
Input voltage	Vin		-0.5		Vdd + 0.5	V	1, 2
Input / Output voltage	Vi/o		-0.5		VddQ + 0.5	V	1, 2
Operating ambient temperature	TA		0		70	°C	
Storage temperature	Tstg		-55		+125	°C	

Notes 1. -2.0 V (MIN.)(Pulse width : 2 ns)

**2.** VDDQ + 2.3 V (MAX.)(Pulse width : 2 ns)

#### Recommended DC Operating Conditions (T<sub>A</sub> = 0 to 70 °C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	Vdd		3.135	3.3	3.465	V
Output supply voltage	VddQ		3.135	3.3	3.465	V
High level input voltage	Vін		2.0		VddQ + 0.3	V
Low level input voltage	Vı∟		-0.3 <sup>Note</sup>		+0.8	V

Note -0.8 V (MIN.)(Pulse width : 2 ns)

#### Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	VIN = 0 V			4	pF
Input / Output capacitance	CI/O	VI/O = 0 V			7	pF
Clock input capacitance	Cclk	Vclk = 0 V			4	pF


Remark These parameters are periodically sampled and not 100% tested.

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

\* \*


#### DC Characteristics (T<sub>A</sub> = 0 to 70 °C, V<sub>DD</sub> = $3.3 \text{ V} \pm 0.165 \text{ V}$ )

Parameter	Symbol	Test conc	MIN.	TYP.	MAX.	Unit	Note	
Input leakage current	lu	VIN (except ZZ, MODE) =	-2		+2	μΑ		
I/O leakage current	Ilo	VI/O = 0 V to $VDDQ$ , Output	-2		+2	μΑ		
Operating supply current	IDD	Device selected,	µPD4382161-A90			250	mA	
		Cycle = MAX.	µPD4382181-A90					
		$VIN \leq VIL \text{ or } VIN \geq VIH,$	μPD4382161-A10			240		
		II/O = 0 mA	μPD4382181-A10					
			μPD4382321-A85			350		
			µPD4382361-A85					
			μPD4382321-A90			330		
			µPD4382361-A90					
	IDD1	Suspend cycle, Cycle = M			120			
		/AC, /AP, /ADV, /GW, /BWEs $\geq$ VIH						
		$VIN \leq VIL \text{ or } VIN \geq VIH, \ II/O = VIN \leq VIH \ II/O = VIN \leq V$	= 0 mA					
Standby supply current	ISB	Device deselected, Cycle			30	mA		
		$VIN \leq VIL \text{ or } VIN \geq VIH,  AII \text{ i}$						
	SB1	Device deselected, Cycle			10			
		$VIN \leq 0.2~V~or~VIN \geq VDD -$	VIN $\leq 0.2$ V or VIN $\geq$ VDD – 0.2 V					
		VI/0 $\leq$ 0.2 V, All inputs are	static.					
	ISB2 Device deselected, Cycle = MAX.				150			
		$VIN \leq VIL \text{ or } VIN \geq VIH$						
Power down supply current	ISBZZ	$ZZ \ge VDD - 0.2 V, VI/O \le V$	/ddQ + 0.2 V			10	mA	
High level output voltage	Vон	Iон = -4.0 mA		2.4			V	
Low level output voltage	Vol	IoL = +8.0 mA				0.4	V	



#### **AC Test Conditions**


Input waveform (Rise / Fall time ≤ 3.0 ns)



#### **Output load condition**

CL: 30 pF 5 pF (TKHQX1, TKHQX2, TGLQX, TGHQZ, TKHQZ)

#### External load at test




**Remark** CL includes capacitances of the probe and jig, and stray capacitances.

#### ★ Read and Write Cycle

Parameter		Sym	nbol	-A	85	-A90		-A10		Unit	Note
				(100 MHz)		(90 MHz)		(83 MHz)			
		Standard	Alias	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Cycle time		ткнкн	TCYC	10	-	11	-	12	-	ns	
Clock access	s time	TKHQV	TCD	-	8.5	-	9	-	10	ns	
Output enab	e access time	TGLQV	TOE	_	3.5	-	3.5	-	4.8	ns	
Clock high to	o output active	TKHQX1	TDC1	2	-	2	-	2	-	ns	
Clock high to	output change	TKHQX2	TDC2	3	-	3	-	3	-	ns	
Output enab	e to output active	TGLQX	TOLZ	0	-	0	-	0	-	ns	
Output disab	le to output high-Z	TGHQZ	TOHZ	0	3.5	0	3.5	0	3.5	ns	
Clock high to	output high-Z	TKHQZ	TCZ	2	4	2	4	2	4	ns	
Clock high p	ulse width	TKHKL	тсн	2.5	-	2.5	-	2.5	-	ns	
Clock low pu	lse width	TKLKH	TCL	2.5	-	2.5	-	2.5	-	ns	
Setup times	Address	TAVKH	TAS	2	-	2	-	2.5	_	ns	
	Address status	TADSVKH	TSS								
	Data in	TDVKH	TDS								
	Write enable	Т₩∨КН	TWS								
	Address advance	TADVVKH	_								
	Chip enable	TEVKH	-								
Hold times	Address	ТКНАХ	ТАН	0.5	-	0.5	-	0.5	-	ns	
	Address status	TKHADSX	TSH								
	Data in	TKHDX	TDH								
	Write enable	ткнwх	TWH								
	Address advance	TKHADVX	-								
	Chip enable	ТКНЕХ	_								
Power down entry setup		TZZES	TZZES	5	-	5	-	5	-	ns	1
Power down entry hold		TZZEH	TZZEH	1	-	1	-	1	_	ns	1
Power down	recovery setup	TZZRS	TZZRS	6	_	6	_	6	_	ns	1
Power down	recovery hold	TZZRH	TZZRH	0	-	0	-	0	-	ns	1


**Note 1.** Although ZZ signal input is asynchronous, the signal must meet specified setup and hold times in order to be recognized.



Note /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.

Remark Qn(A2) refers to output from address A2. Q1-Q4 refer to outputs according to burst sequence.


WRITE CYCLE



 /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.


Data Sheet M14019EJ5V0DS00

**READ / WRITE CYCLE** 




2. /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.





Data Sheet M14019EJ5V0DS00

STOP CLOCK CYCLE




Note  $V_{IN} \le 0.2 \text{ V}$  or  $V_{IN} \ge V_{DD} - 0.2 \text{ V}$ ,  $V_{I/O} \le 0.2 \text{ V}$ 

19

### Package Drawing

# 100-PIN PLASTIC LQFP (14x20)



#### NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	22.0±0.2
В	20.0±0.2
С	14.0±0.2
D	16.0±0.2
F	0.825
G	0.575
Н	$0.32\substack{+0.08\\-0.07}$
I	0.13
J	0.65 (T.P.)
К	1.0±0.2
L	0.5±0.2
М	$0.17\substack{+0.06 \\ -0.05}$
Ν	0.10
Р	1.4
Q	0.125±0.075
R	$3^{\circ+7^{\circ}}_{-3^{\circ}}$
S	1.7 MAX.
	S100GF-65-8ET-1

#### **Recommended Soldering Condition**

Please consult with our sales offices for soldering conditions of the  $\mu$ PD4382161, 4382181, 4382321 and 4382361.

#### **Types of Surface Mount Devices**

µPD4382161GF : 100-pin Plastic LQFP (14 x 20)

 $\mu\text{PD4382181GF}$  : 100-pin Plastic LQFP (14 x 20)

 $\mu\text{PD4382321GF}$  : 100-pin Plastic LQFP (14 x 20)

 $\mu \text{PD4382361GF}$  : 100-pin Plastic LQFP (14 x 20)

[MEMO]

#### NOTES FOR CMOS DEVICES -

#### **①** PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

#### Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

#### Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

#### Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is current as of June, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
  agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
  risks of damage to property or injury (including death) to persons arising from defects in NEC
  semiconductor products, customers must incorporate sufficient safety measures in their design, such as
  redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

#### (Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).