Notice: This is not a final specification. Some parametric limits are subject to change

4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M54R16A is a family of 262144-word by 16-bit static RAMs, fabricated with the high performance CMOS process and designed for high speed application. These devices operate on a single 3.3V supply, and are directly TTL compatible.

They include a power down feature as well. In write and read cycles, the lower and upper bytes are able to be controled either together or separately by $\overline{\text{LB}}$ and $\overline{\text{UB}}$.

FEATURES

•Fast access time M5M54R16AJ,ATP-12 ... 12ns(max) •Single +3.3V power supply

- •Fully static operation : No clocks, No refresh
- •Common data I/O
- •Easy memory expansion by S
- •Three-state outputs : OR-tie capability
- •OE prevents data contention in the I/O bus

•Directly TTL compatible : All inputs and outputs

•Separate control of lower and upper bytes by LB and UB



APPLICATION

High-speed memory system

FUNCTION

The operation mode of the M5M54R16A is determined by a combination of the device control inputs \overline{S} , \overline{W} , \overline{OE} , LB, and UB. Each mode is summarized in the function table.

A write cycle is executed whenever the low level \overline{W} overlaps with low level \overline{LB} and/or low level \overline{UB} and low level \overline{S} . The address must be set-up before write cycle and must be stable during the entire cycle.

The data is latched into a cell on the traling edge of \overline{W} , \overline{LB} , \overline{UB} or \overline{S} , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input \overline{OE} directly controls the output stage. Setting the \overline{OE} at a high level, the output stage is in a high impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is excuted by setting \overline{W} at a high level and \overline{OE} at a low level while LB and/or UB and S are in an active

PACKAGE

M5M54R16AJ 44pin 400mil SOJ M5M54R16ATP 44pin 400mil TSOP(II)

state. (\overline{LB} and/or \overline{UB} =L, \overline{S} =L)

When setting LB at a high level and other pins are in an active state, upper-Byte are in a selectable mode in which both reading and writing are enable, and lower-Byte are in a non-selectable mode. And when setting UB at a high level and other pins are in an active state, lower-Byte are in a selectable mode in which both reading and writing are enable, and upper-Byte are in a non-selectable mode.

When setting \overline{LB} and \overline{UB} at a high level or \overline{S} at high level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by LB, UB and S.

Signal-S controls the power-down feature. When S goes high, power dissapation is reduced extremely. The access time from S is equivalent to the address access time.



4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

S	W	ŌE	LB	UB	Mode	DQ1~8	DQ9~16	lcc
L	Н	L	L	L	Read cycle All Bytes	D _{OUT}	D _{OUT}	Active
L	Н	L	н	L	Read cycle Upper Bytes	High-impedance	D _{OUT}	Active
L	Н	L	L	Н	Read cycle Lower Bytes	D _{OUT}	High-impedance	Active
L	L	Х	L	L	Write cycle All Bytes	D _{IN}	D _{IN}	Active
L	L	Х	н	L	Write cycle Upper Bytes	High-impedance	D _{IN}	Active
L	L	Х	L	н	Write cycle Lower Bytes	D _{IN}	High-impedance	Active
L	Н	Н	Х	Х	Output disable	High impedance		A otivio
L	Х	X	Н	Н			Hign-impedance	Active
Н	Х	Х	Х	Х	Non selection	High-impedance	High-impedance	Stand by







4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V cc	Supply voltage		- 2.0 [*] ~ 4.6	V
Vı	Input voltage	With respect to GND	- 2.0*~ Vcc+0.5	V
Vo	Output voltage		- 2.0 [*] ~ Vcc	V
Pd	Power dissipation	Ta=25°C	1000	mW
T opr	Operating temperature		0 ~ 70	°C
Tstg(bias)	Storage temperature(bias)		- 10 ~ 85	°C
Tstg	Storage temperature		- 65 ~ 150	°C

*Pulse width _3ns, In case of DC: - 0.5V

Caution: The device must be mounted on a PCB board with 4 or more layers to cool down the device.

DC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=3.3V^{+10%}, unless otherwise noted)

Symbol	Parameter				Limits		Lloit
Symbol	Falametei	Condition		Min	Тур	Max	C'int
VIH	High-level input voltage			2.0		Vcc+0.3	V
VIL	Low-level input voltage					0.8	V
Vон	High-level output voltage	Iон = - 4mA		2.4			V
Vol	Low-level output voltage	IOL= 8mA				0.4	V
l i	Input current	$V_1 = 0 \sim Vcc$				2	uA
loz	Output current in off-state	$V_{I}(\overline{S}) = V_{IH}$ $V_{O} = 0 \sim V_{CC}$				2	uA
	$ C_{1} \text{Active supply current} \begin{cases} V_{I}(\overline{s}) = V_{IL} \\ \text{other inputs 3V or 0V} \\ \text{Output-open(duty 100\%)} \\ \text{address skew} = 0 \text{ns} \end{cases} $	VI (\overline{S}) = VIL other inputs 3V or 0V	AC(12ns cycle)			250	mΔ
I CC1		Output-open(duty 100%) address skew = 0ns	DC			120	
		$V_{I}(\overline{S}) = V_{IH}$ other inputs 3V or 0V	AC(12ns cycle)			85	
ICC2	Stand-by supply current	Output-open(duty 100%) address skew = 0ns	DC			40	ΠA
Іссз	Stand-by current (MOS level)	V _I (s)= Vcc - 0.2V other inputs V ₁ 0.2V or V ₁ Vcc - 0.2V				10	mA

Note 1: Direction for current flowing into an IC is positive (no mark).

CAPACITANCE (Ta=0~70°C, Vcc=3.3V^{+10%}, unless otherwise noted)

Ourseland.	Deverseter	Test Condition		Limit		
Symbol	Parameter			Тур	Max	Unit
Ст	Input capacitance	VI =GND,Vi =25mVrms,f=1MHz			7	рF
Co	Output capacitance	Vo=GND,Vo=25mVrms,f=1MHz			8	рF

Note 2: CI,CO are periodically sampled and are not 100% tested.

AC ELECTRICAL CHARACTERISTICS (Ta= 0~70 °C ,Vcc=3.3V ^{+10%}_{-5%}, unless otherwise noted) (1) MEASUREMENT CONDITION

Input pulse levels		
Output timing reference levels	RL=50 VL=1.5V	≥255 ↓ 5pF (Including (scope and JIG)
	Fig.1 Output load	Fig.2 Output load for ten, tdis



4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

Read cycle

	Parameter	Lin M5M54R16	lloit		
Symbol				Unit	
		Min	Max		
t CR	Read cycle time	12		ns	
ta(A)	Address access time		12	ns	
ta(s)	Chip select access time		12	ns	
ta(OE)	Output enable access time		6	ns	
ta(B)	LB,UB access time		6	ns	
tdis(S)	Output disable time after \overline{S} high	0	6	ns	
tdis(OE)	Output disable time after OE high	0	6	ns	
tdis(B)	Output disable time after LB, UB high	0	6	ns	
ten(s)	Output enable time after \overline{S} low	3		ns	
ten(OE)	Output enable time after OE low	0		ns	
ten(B)	Output enable time after LB,UB low	0		ns	
tv(A)	Data valid time after address change	3		ns	
tPU	Power-up time after chip selection	0		ns	
tPD	Power-down time after chip selection		12	ns	

Write cycle

	Parameter	Lin	Unit	
Symbol		M5M54R16		
		Min	Max	
t _{CW}	Write cycle time	12		ns
tw(W)	Write pulse width (OE low)	12		ns
tw(W)	Write pulse width(OE high)	10		ns
tsu(B)	LB,UB setup time	10		ns
tsu(A)1	Address setup time(W)	0		ns
tsu(A)2	Address setup time $\overline{(S)}$	0		ns
tsu(S)	Chip select setup time	10		ns
tsu(D)	Data setup time	6		ns
th(D)	Data hold time	0		ns
trec(W)	Write recovery time	1		ns
tdis(W)	Output disable time after \overline{W} low	0	6	ns
tdis(OE)	Output disable time after \overline{OE} high	0	6	ns
ten(W)	Output enable time after \overline{W} high	0		ns
ten(OE)	Output enable time after OE low	0		ns
ten(B)	Output enable time after LB, UB low	0		ns
tsu(A-WH)	Address to \overline{W} High	10		ns
tsu(A-SH)	Address to \overline{S} High	10		ns
tsu(A-BH)	Address to $\overline{LB}, \overline{UB}$ High	10		ns



4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM



4. Transition is measured ±500mv from steady state voltage with specified loading in Figure 2.



Note 5. Addresses and \overline{S} valid prior to \overline{OE} transition low by (ta(A)-ta(OE)), (ta(S)-ta(OE))



4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM



Note 6. Addresses, \overline{S} and \overline{OE} valid prior to \overline{LB} , \overline{UB} transition low by (ta(A)-ta(B)), (ta(S)-ta(B)), (ta(OE)-ta(B)).



Write cycle (\overline{W} control mode)

Note 7: Hatching indicates the state is don't care.

8: When the falling edge of W is simultaneous or prior to the falling edge of S, the output is maintained in the high impedance.
9: ten,tdis are periodically sampled and are not 100% tested.



4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM



Write cycle(LB,UB control)





4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

All information contained in these materials, including product data, diagrams, charts, programs and algorithms epresents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

