

ASSP for DTS

BiCMOS 1.1 GHz/400 MHz

PLL Frequency Synthesizer

MB15B11

■ DESCRIPTION

The MB15B11 is a pulse swallow Phase Locked Loop (PLL) frequency synthesizer LSI. The MB15B11 has dual PLLs, for the 1.1 GHz and 400 MHz bands respectively, and is optimized for systems using IF modulation such as analog cellular communications equipment.

With a supply voltage of 3 V (Typ.) and supply current of 9.5 mA (Typ.), the device enables equipment to operate with low power consumption.


■ FEATURES

- Dual internal pulse swallow PLLs
 - PLL 1: 400 MHz band
 - PLL 2: 1.1 GHz band
- Division ratio set by serial input
 - Reference divider: Binary 14-bit reference counter (divide ratio of 8 to 16,383)
 - Programmable divider: 1.1 GHz band prescaler (64/65, 128/129), 400 MHz band prescaler (32/33, 64/65)
 - Binary 7-bit swallow counter (divide ratio of 0 to 127)
 - Binary 11-bit programmable counter (divide ratio of 16 to 2,047)
 - * The programmable dividers for PLL1 and PLL2 can be set independently.
- Low voltage operation: 2.7 V to 3.5 V
 - The charge pump section uses a separate supply (up to 6.0 V).
- Low current consumption: 9.5 mA (Typ.)

(Continued)

■ PACKAGE

20-pin, Plastic SSOP




(FPT-20P-M03)

(Continued)

- Built-in power saving function
Power saving current: PLL1 = 100 μ A, PLL2 = 100 μ A
- Charge pump characteristics based on application
Separate internal charge pumps are provided for transmit and receive operations.
Transmit (PLL1): Low sensitivity charge pump (for ease of modulation)
Receive (PLL2): High sensitivity charge pump (for fast lockup time)
- Internal analog switch
An internal analog switch is provided to achieve a faster PLL lockup time.
- Phase comparator to support phase conversion
- Wide operating temperature range: Ta = -30°C to +80°C


■ PIN ASSIGNMENT



■ PIN DESCRIPTIONS

Pin No.	Symbol	I/O	Function
1	GND	—	Ground.
2	OSC _{IN}	I	Crystal oscillator connection pins and reference divider input pins (OSC _{IN} = oscillator circuit input pin, OSC _{OUT} = oscillator circuit output pin).
3	OSC _{OUT}	O	
4	fin ₁	I	PLL1 prescaler input pin. The input should be AC-coupled.
5	V _{CC1}	—	PLL1 supply pin. The PLL1 latch data is lost when the power is off.
6	fr	O	Output monitor pin for the reference divider.
7	LD ₁	O	Lock detect output pin for PLL1. LD = "H" when locked and "L" when unlocked.
8	V _{P1}	—	Power supply pin for the PLL1 charge pump output and analog switch output.
9	D _{O1}	O	PLL1 charge pump output pin. The FC bit in the data inverts the phase characteristics.
10	BS ₁	O	PLL1 analog switch output pin. When the switch is on (when LE pin = "H"), this pin outputs the charge pump state. Otherwise, it stays at high impedance.
11	BS ₂	O	PLL2 analog switch output pin. When the switch is on (when LE pin = "H"), this pin outputs the charge pump state. Otherwise, it stays at high impedance.
12	D _{O2}	O	PLL2 charge pump output pin. The FC bit in the data inverts the phase characteristics.
13	V _{P2}	—	Power supply pin for the PLL2 charge pump output and analog switch output.
14	LD ₂	O	Lock detect output pin for PLL2. LD = "H" when locked and "L" when unlocked.
15	fp	O	Comparative divider monitor output pin. The FP data bit setting selects between PLL1 and PLL2 division output. When the FP bit = "H", outputs for PLL1 (fp1). When the FP bit = "L", outputs for PLL2 (fp2).
16	V _{CC2}	—	Supply pin for PLL2, reference divider, shift register, and crystal oscillator circuit. The PLL2 and reference counter latch data is lost when the power is off.
17	fin ₂	I	PLL2 prescaler input pin. The input should be AC-coupled.
18	LE	I	Input pin for the load enable signal (with schmitt trigger circuit). When LE = "H", the contents of the shift register are moved to the latches specified by the serial data control bit values. At the same time, the internal analog switch turns on, and the charge pump output signals are output from the BS pins.
19	Data	I	Serial data input pin (with schmitt trigger circuit). The data's control bit values selects the data move destination (reference divider, PLL1 programmable divider, or PLL2 programmable divider).
20	Clock	I	Clock input pin for the 23-bit shift register (with schmitt trigger circuit). Data is read on the rising edge of the clock.

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Unit	Remarks
		Min.	Tax.		
Power supply voltage	V_{CC}	-0.5	+5.0	V	
	V_P	V_{CC}	7.0	V	
Output voltage	V_O	-0.5	$V_{CC} + 0.5$	V	
Output current	I_O	-10	+10	mA	
Storage temperature	T_{stg}	-55	+125	°C	

Note: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit	Remarks
		Min.	Typ.	Max.		
Power supply voltage	V_{CC}	2.7	3.0	3.5	V	$V_{CC1} = V_{CC2}$
	V_P	V_{CC}	—	6.0	V	
Input voltage	V_I	GND	—	V_{CC}	V	
Operating temperature	T_a	-30	—	+80	°C	

Handling Precautions

- Transport and store this device in anti-static containers.
- As this is a static-sensitive device; take proper anti-ESD precautions. Ensure that personnel and equipment are properly grounded. Cover workbenches with grounded conductive mats.
- Always turn the power supply off before inserting or removing the device from its socket.
- Protect leads with a conductive sheet when handling or transporting PC boards with devices.

■ ELECTRICAL CHARACTERISTICS

 ($V_{CC} = 2.7\text{ V to }3.5\text{ V}$, $T_a = -30^\circ\text{C to }+80^\circ\text{C}$)

Parameter	Symbol	Value			Unit	Remarks	
		Min.	Typ.	Max.			
Power supply current	I_{CC1}	—	3.5 (0.1)	—	mA	PLL1, $V_{CC} = 3.0\text{ V}$, $T_a = 25^\circ\text{C}$, PLL-locked. Figures in parentheses () are for the power saving mode.	
	I_{CC2}	—	6.0 (0.1)	—	mA	PLL2, $V_{CC} = 3.0\text{ V}$, $T_a = 25^\circ\text{C}$, PLL-locked. Figures in parentheses () are for the power saving mode.	
Operating frequency	fin1	fin1	100	—	400	MHz	PLL1, 1000 pF, AC-coupled
	fin2	fin2	100	—	1100	MHz	PLL2, 1000 pF, AC-coupled
	OSC _{IN}	fosc	—	12.8	20.0	MHz	
Input sensitivity	fin1	P_{fin1}	-10	—	4	dBm	PLL1, 50 Ω , AC-coupled
	fin2	P_{fin2}	-10	—	4	dBm	PLL2, 50 Ω , AC-coupled
	OSC _{IN}	V_{OSC}	0.5	—	—	V _{P-P}	
Input voltage	Excluding fin and OSC _{IN}	V_{IH}	$0.7 \times V_{CC} + 0.4$	—	—	V	
		V_{IL}	—	—	$0.3 \times V_{CC} - 0.4$	V	
Input current	Data, Clock, LE	I_{IH}	—	1.0	—	μA	
		I_{IL}^*	—	-1.0	—	μA	
	OSC _{IN}	I_{OSC}	—	± 50	—	μA	
Output voltage	Excluding D ₀ and OSC _{OUT}	V_{OH}	2.2	—	—	V	$V_{CC} = 3.0\text{ V}$
		V_{OL}	—	—	0.4	V	
High impedance cutoff current	D ₀ , BS	I_{OFF}	—	—	1.1	μA	$V_P = V_{CC}$ to 6.0 V $V_{OOP} = \text{GND}$ to 6.0 V
Output current	Excluding D ₀ and OSC _{OUT}	I_{OH}^*	-1.0	—	—	mA	
		I_{OL}	1.0	—	—	mA	
	D _{O1}	I_{OH1}^*	—	-1	—	mA	$V_P = 6.0\text{ V}$, $T_a = 25^\circ\text{C}$, $V_{OH1} = 5\text{ V}$
		I_{OL1}	—	12	—	mA	$V_{CC} = 3.0\text{ V}$, $T_a = 25^\circ\text{C}$, $V_{OL1} = 1\text{ V}$
	D _{O2}	I_{OH2}^*	—	-3	—	mA	$V_P = 6.0\text{ V}$, $T_a = 25^\circ\text{C}$, $V_{OH2} = 5\text{ V}$
		I_{OL2}	—	6	—	mA	$V_{CC} = 3.0\text{ V}$, $T_a = 25^\circ\text{C}$, $V_{OL2} = 1\text{ V}$
Analog switch on resistance	R_{ON}	—	50	—	—	Ω	

* : The minus (–) sign indicates that the current is flowing out of the device.

FUNCTIONAL DESCRIPTIONS

1. Pulse Swallow Function

Calculate the divide ratio using the following equation:

$$f_{VCO} = [(P \times N) + A] \times f_{osc} \div R$$

- f_{VCO} : Output frequency of external voltage controlled oscillator (VCO)
- N : Preset divide ratio of binary 11-bit programmable counter (16 to 2,047)
- A : Preset divide ratio of binary 7-bit swallow counter (0 to 127, and $A < N$)
- f_{osc} : Reference oscillation frequency (OSC_{IN} input frequency)
- R : Preset divide ratio of reference counter (8 to 16,383)
- P : Prescaler divide ratio of PLL1 (32 or 64) / PLL2 (64 or 128)

2. Serial Data Input


Serial data is entered using three pins (Data, Clock, and LE). The reference divider, PLL1 programmable divider, and PLL2 programmable divider are controlled separately.

Binary serial data is entered through the Data pin.

One bit of serial data is transferred into the shift register on the rising edge of the clock. When the load enable signal is high, the data stored in the shift register is transferred to the latch according to the control bit data setting.


Control data	Reference counter	PLL1 programmable counter	PLL2 programmable counter
CN1	L	L	H
CN2	L	H	H

(1) Shift register configuration



(Continued)

(Continued)



(2) Data setting

• Binary 14-bit reference counter

Divide ratio (R)	R ₁₄	R ₁₃	R ₁₂	R ₁₁	R ₁₀	R ₉	R ₈	R ₇	R ₆	R ₅	R ₄	R ₃	R ₂	R ₁
8	0	0	0	0	0	0	0	0	0	0	1	0	0	0
9	0	0	0	0	0	0	0	0	0	0	1	0	0	1
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

Note: A divide ratio less than 8 is prohibited. (Setting range = 8 to 16,383)

• Binary 11-bit programmable counter

Divide ratio (N)	N ₁₁	N ₁₀	N ₉	N ₈	N ₇	N ₆	N ₅	N ₄	N ₃	N ₂	N ₁
16	0	0	0	0	0	0	1	0	0	0	0
17	0	0	0	0	0	0	1	0	0	0	1
•	•	•	•	•	•	•	•	•	•	•	•

Note: A divide ratio less than 16 is prohibited. (Setting range = 16 to 2,047)

• Binary 7-bit swallow counter

Divide ratio (A)	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•

(Setting range = 0 to 127)

• PRE: Prescaler

	PRE = "H"	PRE = "L"
PLL1 prescaler divide ratio	Divide by 32/33	Divide by 64/65
PLL2 prescaler divide ratio	Divide by 64/65	Divide by 128/129

Note: Set the programmable divide ratios for PLL1 and PLL2 from the serial data.

• PS: Power saving control

	PS = "H"	PS = "L"
PLL1	On	Off
PLL2/Common circuits	On	Off

Notes:

- Set the comparative divider values for PLL1 and PLL2 from the serial data.
- The common circuits are the crystal oscillator circuit and the reference counter.
- When turning on the power, always set PS to "L" once.

Intermittent operation reduces the overall circuit power consumption by only operating the internal circuit when required (the circuit halts when not required). However, simply switching the circuit from the halted to the operating state results in a large error signal output from the phase comparator. This is because the phase relationship between the reference frequency (f_r) and the comparative frequency (f_p) inputs to the phase comparator is undefined during such a start-up condition, even if the two frequencies are the same. As a result, the PLL loses its locked state. To prevent this problem, an intermittent operation control circuit is provided to forcibly align the phases on startup and therefore minimize the variation in the locked frequency.

• FC: Phase switching bit for the phase comparator


This bit sets the charge pump output polarity (D_o) as follows.

	FC = "H"	FC = "L"
$f_r > f_p$	H	L
$f_r < f_p$	L	H
$f_r = f_p$	Z	Z
VCO polarity	(1)	(2)


Z: High impedance

Notes:


- When designing the PLL frequency synthesizer, set the FC bit according to the VCO polarity.
- Set the comparative divider values for PLL1 and PLL2 from the serial data.
- Take note of the polarity when using an active lowpass filter.



(3) Serial data input timing



3. Phase Comparator Output Waveform




4. Analog Switch


The analog switch is set on or off by the control data and LE signal settings. When the switch is on, the BSC1 and BSC2 pins output the charge pump outputs (Do1 and Do2). (These pins take high impedance when the switch is off.)

	Setting the PLL1 programmable divider (CN1 = "L", CN2 = "H")		Setting the PLL2 programmable divider (CN1 = "H", CN2 = "H")	
	LE = "H"	LE = "L"	LE = "H"	LE = "L"
PLL1 analog switch	On	Off	Off	Off
PLL2 analog switch	Off	Off	On	Off

As shown in the following example, placing the analog switch midway through the LPF (LPF1 + LPF2) allows the LPF time constant to be reduced during PLL channel switching so as to reduce lock up time.




■ TEST CIRCUIT EXAMPLE (Prescaler Input Sensitivity Measurement)




■ TYPICAL CHARACTERISTIC CURVES

1. fin Input Sensitivity Characteristics


PLL1 Input Sensitivity vs. Input Frequency



PLL2 Input Sensitivity vs. Input Frequency



2. OSC_{IN} Input Sensitivity Characteristics




3. Do Output Current Characteristics

“H” level output current vs. “H” level output voltage (PLL1)



“H” level output current vs. “H” level output voltage (PLL2)




(Continued)

(Continued)

“L” Level Output Current vs. “L” Level Output Voltage (PLL1)

$V_P = 3.0V, T_a = 25^\circ C$




“L” Level Output Current vs. “L” Level Output Voltage (PLL2)

$V_P = 3.0V, T_a = 25^\circ C$




4. Input Impedance Characteristics


fin Input Impedance Characteristics



OSC_{IN} Input Impedance Characteristics



■ APPLICATION EXAMPLE



(Continued)


■ APPLICATION INFORMATION (AMPS)

PLL Characteristics (Rx mode)

$f_r = 30 \text{ kHz/V}_{CC} = 3.0 \text{ V}$, $V_p = 5.0 \text{ V}$, $V_{VCO} = 5.0 \text{ V}$

Parameter		Measured Value	Conditions
Hopping time	Lch → Hch	18.4 mS	825.6 MHz → 850.5 MHz, within ± 800 Hz
	Hch ← Lch	16.4 mS	850.5 MHz → 825.6 MHz, within ± 800 Hz
Spurious level		79 dBc	± 30 kHz offset at 835.20 MHz
Phase noise		73 dBc/Hz	± 1 kHz offset at 835.20 MHz





Loop Filter Schematics (Rx mode)



PLL Hopping Time (Rx mode)

825.60 MHz → 850.50 MHz, within ± 800 Hz
Lch → Hch 18.4 mS


850.50 MHz → 825.60 MHz, within ± 800 Hz
Hch → Lch 16.4 mS




(Continued)

(Continued)

Spurious Level (Rx mode)



Phase Noise (Rx mode)



(Continued)


(Continued)

PLL Characteristics (Tx mode)

$f_r = 30 \text{ kHz/V}_{CC} = 3.0 \text{ V}$, $V_p = 5.0 \text{ V}$, $V_{VCO} = 5.0 \text{ V}$

Parameter		Measured Value	Conditions
Hopping time	Lch → Hch	17.5 mS	376.8 MHz → 385.8 MHz, within ± 800 Hz
	Hch ← Lch	18.9 mS	385.8 MHz → 376.8 MHz, within ± 800 Hz
Spurious level		87 dBc	± 30 kHz offset at 382.20 MHz
Phase noise		81 dBc/Hz	± 1 kHz offset at 382.20 MHz





Loop Filter Schematics (Tx mode)



PLL Hopping Time (Tx mode)

376.80 MHz → 385.80 MHz, within ± 800 Hz
Lch → Hch 17.5 mS


385.80 MHz → 376.80 MHz, within ± 800 Hz
Hch → Lch 18.9 mS




(Continued)

(Continued)


Spurious Level (Tx mode)



Phase Noise (Tx mode)



Modulation Linearity (Tx mode)




■ ORDERING INFORMATION

Part number	Package	Remarks
MB15B11PFV	20-pin, plastic SSOP (FPT-20P-M03)	

■ PACKAGE DIMENSIONS

20-pin, plastic SSOP
(FPT-20P-M03)

*: These dimensions do not include resin protrusion.



© 1994 FUJITSU LIMITED F20012S-2C-4

Dimensions in mm (inches)

All Rights Reserved.

Circuit diagrams using Fujitsu products are included to illustrate typical semiconductor applications. Information sufficient for construction purposes may not be shown.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu Microelectronics, Inc. assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights, or trademarks claimed and owned by Fujitsu Limited, its subsidiaries, or Fujitsu Microelectronics, Inc.

Fujitsu Microelectronics, Inc. reserves the right to change products or specifications without notice.

No part of the publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu Microelectronics, Inc. Visit our web site for the latest information:

<http://www.fujitsumicro.com>

Customer Response Center:

For semiconductor products, flat panel displays, and PC cards in the U.S., Canada, and Mexico, please contact the Fujitsu Microelectronics Customer Response Center (CRC). The CRC provides a single point of contact for resolving customer issues and answering technical questions.

Web: Click on Tech Support in the FMI home page, then submit our form.

Tel: Telephone: 1-800-866-8608 Monday through Friday, 7 to 5 PST.
Outside U.S., Canada, and Mexico, call: 010-1-408-922-9000 and ask for the Customer Response Center. *(Note: Country code may vary.)*

Fax: (408) 922-9179

E-Mail: fmicrc@fmi.fujitsu.com