

Features

- **Very high speed: 55 ns**
- **Wide voltage range: 2.20V – 3.60V**
- **Ultra-low active power**
 - **Typical active current: 1.5 mA @ f = 1 MHz**
 - **Typical active current: 12 mA @ f = f_{max} (55-ns speed)**
- **Ultra-low standby power**
- **Easy memory expansion with \overline{CE}_1 , \overline{CE}_2 , and \overline{OE} features**
- **Automatic power-down when deselected**
- **CMOS for optimum speed/power**
- **Packages offered in a 48-ball BGA, 48-pin TSOPI, and 44-pin TSOPII**

Functional Description^[1]

The CY62158DV is a high-performance CMOS static RAMs organized as 1024K words by 8 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device


also has an automatic power-down feature that significantly reduces power consumption by 80% when addresses are not toggling. The device can be put into standby mode reducing power consumption by more than 99% when deselected (\overline{CE}_1 HIGH or \overline{CE}_2 LOW).

Writing to the device is accomplished by taking Chip Enable 1 (\overline{CE}_1) and Write Enable (\overline{WE}) inputs LOW and Chip Enable 2 (\overline{CE}_2) HIGH. Data on the eight I/O pins (I/O_0 through I/O_7) is then written into the location specified on the address pins (A_0 through A_{19}).

Reading from the device is accomplished by taking Chip Enable 1 (\overline{CE}_1) and Output Enable (\overline{OE}) LOW and Chip Enable 2 (\overline{CE}_2) HIGH while forcing Write Enable (\overline{WE}) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.


The eight input/output pins (I/O_0 through I/O_7) are placed in a high-impedance state when the device is deselected (\overline{CE}_1 LOW and \overline{CE}_2 HIGH), the outputs are disabled (\overline{OE} HIGH), or during a write operation (\overline{CE}_1 LOW and \overline{CE}_2 HIGH and \overline{WE} LOW). See the truth table at the back of this data sheet for a complete description of read and write modes.

Logic Block Diagram




Note:

1. For best practice recommendations, please refer to the Cypress application note entitled *System Design Guidelines*, available at <http://www.cypress.com>.

Pin Configuration^[2,3,4]
FBGA
Top View

**48TSOPI (Forward)
Top View**

A
B
C
D
E
F
G
H

**44 TSOPII (Forward)
Top View**


48	A16
47	Vss(BYTE)
46	Vss
45	A19 / I/O15
44	I/O7
43	DNU-I/O14
42	I/O6
41	DNU-I/O13
40	I/O5
39	DNU-I/O12
38	I/O4
37	Vcc
36	DNU-I/O11
35	I/O3
34	DNU-I/O10
33	I/O2
32	DNU-I/O9
31	I/O1
30	DNU-I/O8
29	I/O0
28	WE
27	Vss
26	CE1
25	A0

A ₄	1	44	A ₅
A ₃	2	43	A ₆
A ₂	3	42	A ₇
A ₁	4	41	OE
A ₀	5	40	CE2
CE	6	39	A ₈
DNU	7	38	DNU
DNU	8	37	DNU
I/O ₀	9	36	I/O ₇
I/O ₁	10	35	I/O ₆
V _{CC}	11	34	V _{SS}
V _{SS}	12	33	V _{CC}
I/O ₂	13	32	I/O ₅
I/O ₃	14	31	I/O ₄
DNU	15	30	DNU
DNU	16	29	DNU
WE	17	28	A ₉
A ₁₉	18	27	A ₁₀
A ₁₈	19	26	A ₁₁
A ₁₇	20	25	A ₁₂
A ₁₆	21	24	A ₁₃
A ₁₅	22	23	A ₁₄

Notes:

2. NC pins are not connected on the die.
3. DNU pins have to be left floating or tied to Vss to ensure proper application.
4. The BYTE signal has to be tied to Vss to use the device as 1024K x 8 SRAM. The pin 45 will serve as the higher order address line (A₁₉). The upper byte data lines (I/O8 through I/O14) have to be left floating when used in the 1024K x 8 mode. The 48-TSOPI package can also be used as 512K x 16 SRAM by tying the BYTE signal to Vcc, please refer to the data sheet entitled CY62157DV 8M (512K x 16) Static RAM.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to +150°C

Ambient Temperature with

Power Applied 55°C to +125°C

Supply Voltage to Ground Potential -0.2V to V_{CC} + 0.2V

DC Voltage Applied to Outputs
in High-Z State^[5] -0.2V to V_{CC} + 0.2V

DC Input Voltage^[5] -0.2V to V_{CC} + 0.2V

Output Current into Outputs (LOW) 20 mA

Static Discharge Voltage >2001V
(per MIL-STD-883, Method 3015)

Latch-up Current >200 mA

Operating Range

Product	Range	Ambient Temperature	V _{CC} ^[6]
CY62158DVL	Industrial	-40°C to +85°C	2.2V to 3.6V
CY62158DVLL			

Product Portfolio

Product	V _{CC} Range			Speed	Power Dissipation					
					Operating (I _{CC})			Standby (I _{SB2})		
	Min.	Typ. ^[7]	Max.		f = 1 MHz	f = f _{max}	Typ. ^[7]	Max.	Typ. ^[7]	Max.
CY62158DVL	2.2V	3.0V	3.6V	55 ns	1.5 mA	3 mA	12 mA	20 mA	2 μA	20 μA
CY62158DVLL	2.2V	3.0V	3.6V	55 ns	1.5 mA	3 mA	12 mA	15 mA	2 μA	8

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions				CY62158DV-55			Unit				
		Min.	Typ. ^[7]	Max.	Unit	Min.	Typ. ^[7]	Max.					
V _{OH}	Output HIGH Voltage	I _{OH} = -0.1 mA		V _{CC} = 2.20V		2.0			V				
		I _{OH} = -1.0 mA		V _{CC} = 2.70V		2.4			V				
V _{OL}	Output LOW Voltage	I _{OL} = 0.1 mA		V _{CC} = 2.20V				0.4	V				
		I _{OL} = 2.1mA		V _{CC} = 2.70V				0.4	V				
V _{IH}	Input HIGH Voltage	V _{CC} = 2.2V to 2.7V				1.8		V _{CC} + 0.3V	V				
		V _{CC} = 2.7V to 3.6V				2.2		V _{CC} + 0.3V	V				
V _{IL} Input LOW Voltage		V _{CC} = 2.2V to 2.7V				-0.3		0.6	V				
		V _{CC} = 2.7V to 3.6V				-0.3		0.8	V				
I _{IX}	Input Leakage Current	GND ≤ V _I ≤ V _{CC}				-1		+1	μA				
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} , Output Disabled				-1		+1	μA				
I _{CC}	V _{CC} Operating Supply Current	f = f _{MAX} = 1/t _{RC}	V _{CC} = V _{CCmax}	I _{OUT} = 0 mA CMOS levels	L		12	20	mA				
					LL			15	mA				
		f = 1 MHz			L		1.5	3	mA				
					LL			3	mA				
I _{SB1}	Automatic CE Power-down Current — CMOS Inputs	CE ₁ ≥ V _{CC} - 0.2V, CE ₂ ≤ 0.2V V _{IN} ≥ V _{CC} - 0.2V, V _{IN} ≤ 0.2V) f = f _{MAX} (Address and Data Only), f = 0 (OE, and WE), V _{CC} = 3.60V				L		2	20	μA			
						LL		2	8	μA			
I _{SB2}	Automatic CE Power-down Current — CMOS Inputs	CE ₁ ≥ V _{CC} - 0.2V or CE ₂ ≤ 0.2V, V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V, f = 0, V _{CC} = 3.60V				L		2	20	μA			
						LL		2	8				

Notes:



5. V_{IL(min.)} = -2.0V for pulse durations less than 20 ns.
6. Full device AC operation requires linear V_{CC} ramp from 0 to V_{CC(min)} >= 500 μs.
7. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ.)}, T_A = 25°C.

Capacitance^[8]


Parameter	Description	Test Conditions	Max.	Unit
C_{IN}	Input Capacitance	$T_A = 25^\circ C, f = 1 \text{ MHz}$, $V_{CC} = V_{CC(\text{typ.})}$	6	pF
C_{OUT}	Output Capacitance		8	pF

Thermal Resistance

Parameter	Description	Test Conditions	BGA	TSOP II	TSOP I	Unit
Θ_{JA}	Thermal Resistance ^[8] (Junction to Ambient)	Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit board	55	TBD	TBD	$^\circ\text{C/W}$
Θ_{JC}	Thermal Resistance ^[8] (Junction to Case)		16	TBD	TBD	$^\circ\text{C/W}$

AC Test Loads and Waveforms


Equivalent to: THÉVENIN EQUIVALENT




Parameters	2.50V	3.0V	Unit
R ₁	16667	1103	Ω
R ₂	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	Typ. ^[7]	Max.	Unit
V_{DR}	V_{CC} for Data Retention		1.5		2.2V	V
I_{CCDR}	Data Retention Current	$V_{CC} = 1.5V$	L		10	μA
		$CE_1 \geq V_{CC} - 0.2V$ or $CE_2 \leq 0.2V$	LL		4	μA
$t_{CDR}^{[8]}$	Chip Deselect to Data Retention Time		0			ns
$t_R^{[9]}$	Operation Recovery Time		t_{RC}			ns

Notes:

8. Tested initially and after any design or process changes that may affect these parameters.
9. Full Device AC operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(\text{min.})} \geq 100 \mu\text{s}$ or stable at $V_{CC(\text{min.})} \geq 100 \mu\text{s}$.

Data Retention Waveform

Switching Characteristics Over the Operating Range^[10]


Parameter	Description	55 ns		Unit
		Min.	Max.	
Read Cycle				
t_{RC}	Read Cycle Time	55		ns
t_{AA}	Address to Data Valid		55	ns
t_{OHA}	Data Hold from Address Change	10		ns
t_{ACE}	\overline{CE}_1 LOW and \overline{CE}_2 HIGH to Data Valid		55	ns
t_{DOE}	OE LOW to Data Valid		25	ns
t_{LZOE}	OE LOW to Low Z ^[11]	5		ns
t_{HZOE}	OE HIGH to High Z ^[11, 12]		20	ns
t_{LZCE}	\overline{CE}_1 LOW and \overline{CE}_2 HIGH to Low Z ^[11]	10		ns
t_{HZCE}	\overline{CE}_1 HIGH or \overline{CE}_2 LOW to High Z ^[11, 12]		20	ns
t_{PU}	\overline{CE}_1 LOW and \overline{CE}_2 HIGH to Power-Up	0		ns
t_{PD}	\overline{CE}_1 HIGH or \overline{CE}_2 LOW to Power-Down		55	ns
Write Cycle ^[13]				
t_{WC}	Write Cycle Time	55		ns
t_{SCE}	\overline{CE}_1 LOW and \overline{CE}_2 HIGH to Write End	40		ns
t_{AW}	Address Set-Up to Write End	40		ns
t_{HA}	Address Hold from Write End	0		ns
t_{SA}	Address Set-Up to Write Start	0		ns
t_{PWE}	WE Pulse Width	40		ns
t_{SD}	Data Set-Up to Write End	25		ns
t_{HD}	Data Hold from Write End	0		ns
t_{HZWE}	WE LOW to High Z ^[11, 12]		20	ns
t_{LZWE}	WE HIGH to Low Z ^[11]	10		ns

Notes:


10. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3ns or less (1V/ns), timing reference levels of $V_{CC(\text{typ.})}/2$, input pulse levels of 0 to $V_{CC(\text{typ.})}$, and output loading of the specified I_{OL}/I_{OH} as shown in the "AC Test Loads and Waveforms" section.
11. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
12. t_{HZOE} , t_{HZCE} , and t_{HZWE} transitions are measured when the outputs enter a high impedance state.
13. The internal write time of the memory is defined by the overlap of WE, $\overline{CE}_1 = V_{IL}$, and $\overline{CE}_2 = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.

Switching Waveforms


Read Cycle No. 1 (Address Transition Controlled)^[14, 15]



Read Cycle No. 2 (OE Controlled)^[15, 16]



Write Cycle No. 1 (WE Controlled)^[13, 17, 19]




Notes:


- 14. Device is continuously selected. $\overline{OE}, \overline{CE}_1 = V_{IL}, CE_2 = V_{IH}$.
- 15. WE is HIGH for read cycle.
- 16. Address valid prior to or coincident with \overline{CE}_1 transition LOW and CE_2 transition HIGH.

Switching Waveforms

Write Cycle No. 2 (\overline{CE}_1 or \overline{CE}_2 Controlled) [13, 17, 19]



Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} LOW) [19]



Truth Table

\overline{CE}_1	\overline{CE}_2	\overline{WE}	\overline{OE}	Inputs/Outputs	Mode	Power
H	X	X	X	High Z	Deselect/Power-down	Standby (I_{SB})
X	L	X	X	High Z	Deselect/Power-down	Standby (I_{SB})
L	H	H	L	Data Out (I/O_0 - I/O_7)	Read	Active (I_{CC})
L	H	H	H	High Z	Output Disabled	Active (I_{CC})
L	H	L	X	Data in (I/O_0 - I/O_7)	Write	Active (I_{CC})


Notes:

17. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
18. During this period, the I/Os are in output state and input signals should not be applied.
19. If \overline{CE}_1 goes HIGH or \overline{CE}_2 goes LOW simultaneously with \overline{WE} HIGH, the output remains in high-impedance state.

Ordering Information


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62158DVL-55BVI	BV48A	48-ball Fine Pitch BGA (6 mm × 8mm × 1 mm)	Industrial
	CY62158DVLL-55BVI			
55	CY62158DVL-55ZI	Z-48	48 Pin TSOP I	Industrial
	CY62158DVLL-55ZI			
55	CY62158DVL-55ZSI	ZS-44	44 Pin TSOP II	Industrial
	CY62158DVLL-55ZSI			

Package Diagrams







Package Diagrams(continued)

 DIMENSIONS IN INCHES[MM] MIN.
MAX.

48-pin TSOP I Z48


51-85183-**

 DIMENSION IN MM (INCH)
MAX
MIN.

44-pin TSOP II ZS44

TOP VIEW

BOTTOM VIEW


51-85087-*A

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document are trademarks of their respective holders.



Document History Page

Document Title:CY62158DV MoBL® 1024K x 8 MoBL® Static RAM
Document Number: 38-05391

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	126293	05/22/03	HRT	New Data Sheet