



1024K x 8 MoBL® Static RAM

Features

- Very high speed: 55 ns
  - Wide voltage range: 2.20V – 3.60V
- Ultra-low active power
  - Typical active current: 1.5 mA @ f = 1 MHz
  - Typical active current: 12 mA @ f = f<sub>max</sub>(55-ns speed)
- Ultra-low standby power
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{OE}$  features
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Packages offered in a 48-ball BGA, 48-pin TSOPI, and 44-pin TSOPII

also has an automatic power-down feature that significantly reduces power consumption by 80% when addresses are not toggling. The device can be put into standby mode reducing power consumption by more than 99% when deselected ( $CE_1$  HIGH or  $CE_2$  LOW).

Writing to the device is accomplished by taking Chip Enable 1 ( $\overline{CE}_1$ ) and Write Enable ( $WE$ ) inputs LOW and Chip Enable 2 ( $CE_2$ ) HIGH. Data on the eight I/O pins ( $I/O_0$  through  $I/O_7$ ) is then written into the location specified on the address pins ( $A_0$  through  $A_{19}$ ).


Reading from the device is accomplished by taking Chip Enable 1 ( $\overline{CE}_1$ ) and Output Enable ( $\overline{OE}$ ) LOW and Chip Enable 2 ( $CE_2$ ) HIGH while forcing Write Enable ( $WE$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins ( $I/O_0$  through  $I/O_7$ ) are placed in a high-impedance state when the device is deselected ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $CE_1$  LOW and  $CE_2$  HIGH and  $WE$  LOW). See the truth table at the back of this data sheet for a complete description of read and write modes.

Functional Description<sup>[1]</sup>

The CY62158DV is a high-performance CMOS static RAMs organized as 1024K words by 8 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device

Logic Block Diagram




Note:

1. For best practice recommendations, please refer to the Cypress application note entitled *System Design Guidelines*, available at <http://www.cypress.com>.

Pin Configuration<sup>[2,3,4]</sup>



FBGA

Top View



48TSOPI (Forward)  
Top View

44 TSOPII (Forward)  
Top View



Notes:

- NC pins are not connected on the die.
- DNU pins have to be left floating or tied to Vss to ensure proper application.
- The BYTE signal has to be tied to Vss to use the device as 1024K x 8 SRAM. The pin 45 will serve as the higher order address line (A<sub>19</sub>). The upper byte data lines (I/O<sub>8</sub> through I/O<sub>14</sub>) have to be left floating when used in the 1024K x 8 mode. The 48-TSOPI package can also be used as 512K x 16 SRAM by tying the BYTE signal to Vcc, please refer to the data sheet entitled *CY62157DV 8M (512K x 16) Static RAM*.



### Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....	-65°C to +150°C
Ambient Temperature with Power Applied.....	55°C to +125°C
Supply Voltage to Ground Potential .....	-0.2V to V <sub>CC</sub> + 0.2V
DC Voltage Applied to Outputs in High-Z State <sup>[5]</sup> .....	-0.2V to V <sub>CC</sub> + 0.2V
DC Input Voltage <sup>[5]</sup> .....	-0.2V to V <sub>CC</sub> + 0.2V

Output Current into Outputs (LOW).....	20 mA
Static Discharge Voltage.....	>2001V (per MIL-STD-883, Method 3015)
Latch-up Current.....	>200 mA

### Operating Range

Product	Range	Ambient Temperature	V <sub>CC</sub> <sup>[6]</sup>
CY62158DVL	Industrial	-40°C to +85°C	2.2V to 3.6V
CY62158DVLL			

### Product Portfolio

Product	V <sub>CC</sub> Range			Speed	Power Dissipation					
					Operating (I <sub>CC</sub> )				Standby (I <sub>SB2</sub> )	
	f = 1 MHz		f = f <sub>max</sub>		Typ. <sup>[7]</sup>	Max.				
	Min.	Typ. <sup>[7]</sup>	Max.				Typ. <sup>[7]</sup>	Max.	Typ. <sup>[7]</sup>	Max.
CY62158DVL	2.2V	3.0V	3.6V	55 ns	1.5 mA	3 mA	12 mA	20 mA	2 μA	20 μA
CY62158DVLL	2.2V	3.0V	3.6V	55 ns	1.5 mA	3 mA	12 mA	15 mA	2 μA	8

### Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions		CY62158DV-55			Unit
				Min.	Typ. <sup>[7]</sup>	Max.	
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> = 2.20V	2.0			V
		I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 2.70V	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA	V <sub>CC</sub> = 2.20V			0.4	V
		I <sub>OL</sub> = 2.1mA	V <sub>CC</sub> = 2.70V			0.4	V
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> = 2.2V to 2.7V		1.8		V <sub>CC</sub> + 0.3V	V
		V <sub>CC</sub> = 2.7V to 3.6V		2.2		V <sub>CC</sub> + 0.3V	V
V <sub>IL</sub> Input LOW Voltage		V <sub>CC</sub> = 2.2V to 2.7V		-0.3		0.6	V
		V <sub>CC</sub> = 2.7V to 3.6V		-0.3		0.8	V
I <sub>IX</sub>	Input Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>		-1		+1	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled		-1		+1	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	f = f <sub>MAX</sub> = 1/t <sub>RC</sub>	V <sub>CC</sub> = V <sub>CCmax</sub> I <sub>OUT</sub> = 0 mA CMOS levels	L	12	20	mA
				LL			
		f = 1 MHz		L	1.5	3	mA
				LL			
I <sub>SB1</sub>	Automatic CE Power-down Current — CMOS Inputs	CE <sub>1</sub> ≥ V <sub>CC</sub> - 0.2V, CE <sub>2</sub> ≤ 0.2V V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V, V <sub>IN</sub> ≤ 0.2V f = f <sub>MAX</sub> (Address and Data Only), f = 0 (OE, and WE), V <sub>CC</sub> = 3.60V		L	2	20	μA
				LL			
I <sub>SB2</sub>	Automatic CE Power-down Current — CMOS Inputs	CE <sub>1</sub> ≥ V <sub>CC</sub> - 0.2V or CE <sub>2</sub> ≤ 0.2V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V, f = 0, V <sub>CC</sub> = 3.60V		L	2	20	μA
				LL			

**Notes:**

- V<sub>IL(min)</sub> = -2.0V for pulse durations less than 20 ns.
- Full device AC operation requires linear V<sub>CC</sub> ramp from 0 to V<sub>CC(min)</sub> ≥ 500 μs.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25°C.



### Capacitance<sup>[8]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = V <sub>CC(typ.)</sub>	6	pF
C <sub>OUT</sub>	Output Capacitance		8	pF


### Thermal Resistance

Parameter	Description	Test Conditions	BGA	TSOP II	TSOP I	Unit
Θ <sub>JA</sub>	Thermal Resistance <sup>[8]</sup> (Junction to Ambient)	Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit board	55	TBD	TBD	°C/W
Θ <sub>JC</sub>	Thermal Resistance <sup>[8]</sup> (Junction to Case)		16	TBD	TBD	°C/W

### AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT



Parameters	2.50V	3.0V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V


### Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	Typ. <sup>[7]</sup>	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		1.5		2.2V	V
I <sub>CCDR</sub>	Data Retention Current	V <sub>CC</sub> = 1.5V CE <sub>1</sub> ≥ V <sub>CC</sub> - 0.2V or CE <sub>2</sub> ≤ 0.2V V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V	L		10	μA
			LL		4	μA
t <sub>CDR</sub> <sup>[8]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[9]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

**Notes:**

8. Tested initially and after any design or process changes that may affect these parameters.
9. Full Device AC operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> ≥ 100 μs or stable at V<sub>CC(min.)</sub> ≥ 100 μs.

Data Retention Waveform






Switching Characteristics Over the Operating Range<sup>[10]</sup>



Parameter	Description	55 ns		Unit
		Min.	Max.	
<b>Read Cycle</b>				
t <sub>RC</sub>	Read Cycle Time	55		ns
t <sub>AA</sub>	Address to Data Valid		55	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Data Valid		55	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[11]</sup>	5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[11, 12]</sup>		20	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[11]</sup>	10		ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to High Z <sup>[11, 12]</sup>		20	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Power-Up	0		ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to Power-Down		55	ns
<b>Write Cycle<sup>[13]</sup></b>				
t <sub>WC</sub>	Write Cycle Time	55		ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Write End	40		ns
t <sub>AW</sub>	Address Set-Up to Write End	40		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	40		ns
t <sub>SD</sub>	Data Set-Up to Write End	25		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[11, 12]</sup>		20	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[11]</sup>	10		ns

Notes:

10. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3ns or less (1V/ns), timing reference levels of  $V_{CC(typ.)}/2$ , input pulse levels of 0 to  $V_{CC(typ.)}$ , and output loading of the specified  $I_{OL}/I_{OH}$  as shown in the "AC Test Loads and Waveforms" section.
11. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
12.  $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  transitions are measured when the outputs enter a high impedance state.
13. The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.

**Switching Waveforms**
**Read Cycle No. 1 (Address Transition Controlled)<sup>[14, 15]</sup>**

**Read Cycle No. 2 ( $\overline{OE}$  Controlled)<sup>[15, 16]</sup>**

**Write Cycle No. 1 ( $\overline{WE}$  Controlled)<sup>[13, 17, 19]</sup>**

**Notes:**

14. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ .
15.  $\overline{WE}$  is HIGH for read cycle.
16. Address valid prior to or coincident with  $\overline{CE}_1$  transition LOW and  $CE_2$  transition HIGH.

**Switching Waveforms**
**Write Cycle No. 2 (CE<sub>1</sub> or CE<sub>2</sub> Controlled)** <sup>[13, 17, 19]</sup>

**Write Cycle No. 3 (WE Controlled, OE LOW)** <sup>[19]</sup>

**Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Inputs/Outputs	Mode	Power
H	X	X	X	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
X	L	X	X	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	H	H	L	Data Out (I/O <sub>0</sub> -I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	H	H	H	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	H	L	X	Data in (I/O <sub>0</sub> -I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )

**Notes:**

17. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .


18. During this period, the I/Os are in output state and input signals should not be applied.

19. If CE<sub>1</sub> goes HIGH or CE<sub>2</sub> goes LOW simultaneously with WE HIGH, the output remains in high-impedance state.

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62158DVL-55BVI	BV48A	48-ball Fine Pitch BGA (6 mm x 8mm x 1 mm)	Industrial
	CY62158DVLL-55BVI			
55	CY62158DVL-55ZI	Z-48	48 Pin TSOP I	Industrial
	CY62158DVLL-55ZI			
55	CY62158DVL-55ZSI	ZS-44	44 Pin TSOP II	Industrial
	CY62158DVLL-55ZSI			

Package Diagrams






Package Diagrams(continued)


48-pin TSOP I Z48

DIMENSIONS IN INCHES(MM) MIN. MAX.



44-pin TSOP II ZS44

DIMENSION IN MM (INCH)  
MAX  
MIN.



MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document are trademarks of their respective holders.



**Document History Page**

<b>Document Title: CY62158DV MoBL<sup>®</sup> 1024K x 8 MoBL<sup>®</sup> Static RAM</b> <b>Document Number: 38-05391</b>				
<b>REV.</b>	<b>ECN NO.</b>	<b>Issue Date</b>	<b>Orig. of Change</b>	<b>Description of Change</b>
**	126293	05/22/03	HRT	New Data Sheet