



8M (512K x 16) Static RAM

Features

- Very high speed: 55 ns
- Wide voltage range: 2.20V – 3.60V
- Pin-compatible with CY62157CV25, CY62157CV30, and CY62157CV33
- Ultra-low active power
 - Typical active current: 1.5 mA @ f = 1 MHz
 - Typical active current: 12 mA @ f = f_{max}
- Ultra-low standby power
- Easy memory expansion with \overline{CE}_1 , \overline{CE}_2 , and \overline{OE} features
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Packages offered in a 48-ball BGA, 48-pin TSOPI, and 44-pin TSOPII


Functional Description^[1]

The CY62157DV is a high-performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device

also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can also be put into standby mode when deselected (\overline{CE}_1 HIGH or \overline{CE}_2 LOW or both \overline{BHE} and \overline{BLE} are HIGH). The input/output pins (I/O₀ through I/O₁₅) are placed in a high-impedance state when: deselected (\overline{CE}_1 HIGH or \overline{CE}_2 LOW), outputs are disabled (\overline{OE} HIGH), both Byte High Enable and Byte Low Enable are disabled (\overline{BHE} , \overline{BLE} HIGH), or during a write operation (\overline{CE}_1 LOW, \overline{CE}_2 HIGH and \overline{WE} LOW).

Writing to the device is accomplished by taking Chip Enables (\overline{CE}_1 LOW and \overline{CE}_2 HIGH) and Write Enable (\overline{WE}) input LOW. If Byte Low Enable (\overline{BLE}) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified on the address pins (A₀ through A₁₈). If Byte High Enable (\overline{BHE}) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₈).

Reading from the device is accomplished by taking Chip Enables (\overline{CE}_1 LOW and \overline{CE}_2 HIGH) and Output Enable (\overline{OE}) LOW while forcing the Write Enable (\overline{WE}) HIGH. If Byte Low Enable (\overline{BLE}) is LOW, then data from the memory location specified by the address pins will appear on I/O₀ to I/O₇. If Byte High Enable (\overline{BHE}) is LOW, then data from memory will appear on I/O₈ to I/O₁₅. See the truth table at the back of this datasheet for a complete description of read and write modes.




Note:

1. For best practice recommendations, please refer to the Cypress application note entitled *System Design Guidelines*, which is available at <http://www.cypress.com>.

Pin Configuration^[2, 3, 4]



FBGA

Top View



48TSOPI (Forward)
Top View

44 TSOP II (Forward)
Top View



Note:

- NC pins are not connected on the die.
- DNU pins have to be left floating or tied to V_{SS} to ensure proper application.
- The BYTE pin in the 48-TSOPI package has to be tied to V_{CC} to use the device as a 512K X 16 SRAM. The 48-TSOPI package can also be used as a 1024K x 8 SRAM by tying the BYTE signal to V_{SS}. Please refer to the data sheet entitled *CY62158DV 1024K x 8 MoBL Static RAM*.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

- Storage Temperature -65°C to + 150°C
- Ambient Temperature with Power Applied..... -55°C to + 125°C
- Supply Voltage to Ground Potential -0.2V to + V_{CC} + 0.2V
- DC Voltage Applied to Outputs in High-Z State^[5]..... -0.2V to V_{CC} + 0.2V
- DC Input Voltage^[5]..... -0.2V to V_{CC} + 0.2V

- Output Current into Outputs (LOW)..... 20 mA
- Static Discharge Voltage..... >2001V (per MIL-STD-883, Method 3015)
- Latch-up Current..... >200 mA

Operating Range

Device	Range	Ambient Temperature	V _{CC} ^[6]
CY62157DVL	Industrial	-40°C to +85°C	2.20V to 3.60V
CY62157DVLL			3.60V

Product Portfolio

Product	V _{CC} Range (V)			Speed (ns)	Power Dissipation					
					Operating I _{CC} (mA)				Standby I _{SB2} (μA)	
					f = 1MHz		f = f _{max}			
Min.	Typ. ^[7]	Max.	Typ. ^[7]	Max.	Typ. ^[7]	Max.	Typ. ^[7]	Max.		
CY62157DVL	2.20V	3.0	3.60	55	1.5	3	12	20	2	20
CY62157DVLL	2.20V	3.0	3.60	55	1.5	3	12	15	2	8

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	CY62157DV-55			Unit
			Min.	Typ. ^[7]	Max.	
V _{OH}	Output HIGH Voltage	I _{OH} = -0.1 mA, V _{CC} = 2.20V	2.0			V
		I _{OH} = -1.0 mA, V _{CC} = 2.70V	2.4			V
V _{OL}	Output LOW Voltage	I _{OL} = 0.1 mA, V _{CC} = 2.20V			0.4	V
		I _{OL} = 2.1mA, V _{CC} = 2.70V			0.4	V
V _{IH}	Input HIGH Voltage	V _{CC} = 2.2V to 2.7V	1.8		V _{CC} + 0.3V	V
		V _{CC} = 2.7V to 3.6V	2.2		V _{CC} + 0.3V	V
V _{IL}	Input LOW Voltage	V _{CC} = 2.2V to 2.7V	-0.3		0.6	V
		V _{CC} = 2.7V to 3.6V	-0.3		0.8	V
I _{IX}	Input Leakage Current	GND ≤ V _I ≤ V _{CC}	-1		+1	μA
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} , Output Disabled	-1		+1	μA
I _{CC}	V _{CC} Operating Supply Current	f = f _{MAX} = 1/t _{RC} , V _{CC} = V _{CCmax} , I _{OUT} = 0 mA, CMOS levels	L	12	20	mA
			LL		15	mA
		f = 1 MHz	L	1.5	3	mA
			LL		3	mA
I _{SB1}	Automatic CE Power-Down Current — CMOS Inputs	CE ₁ ≥ V _{CC} - 0.2V, CE ₂ ≤ 0.2V, V _{IN} ≥ V _{CC} - 0.2V, V _{IN} ≤ 0.2V, f = f _{MAX} (Address and Data Only), f = 0 (OE, WE, BHE and BLE), V _{CC} = 3.60V	L	2	20	μA
			LL	2	8	
I _{SB2}	Automatic CE Power-Down Current — CMOS Inputs	CE ₁ ≥ V _{CC} - 0.2V or CE ₂ ≤ 0.2V, V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V, f = 0, V _{CC} = 3.60V	L	2	20	μA
			LL	2	8	

Notes:

5. V_{IL(min.)} = -2.0V for pulse durations less than 20 ns.
6. Full Device AC operation requires linear V_{CC} ramp from 0 to V_{CC(min.)} ≥ 500 μs.
7. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ.)}, T_A = 25°C.



Capacitance^[8]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz, V _{CC} = V _{CC} (typ)	6	pF
C _{OUT}	Output Capacitance		8	pF


Thermal Resistance

Parameter	Description	Test Conditions	BGA	TSOP II	TSOP I	Unit
Θ _{JA}	Thermal Resistance (Junction to Ambient) ^[8]	Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	55	TBD	TBD	°C/W
Θ _{JC}	Thermal Resistance (Junction to Case) ^[8]		16	TBD	TBD	°C/W

AC Test Loads and Waveforms



Equivalent to: THEVENINEQUIVALENT



Parameters	2.50V	3.0V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V


Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	Typ. ^[7]	Max.	Unit
V _{DR}	V _{CC} for Data Retention		1.5		2.2	V
I _{CCDR}	Data Retention Current	V _{CC} = 1.5V CE ₁ ≥ V _{CC} - 0.2V, CE ₂ ≤ 0.2V, V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V			10	μA
					4	
t _{CDR} ^[8]	Chip Deselect to Data Retention Time		0			ns
t _R ^[9]	Operation Recovery Time		t _{RC}			ns

Notes:

8. Tested initially and after any design or process changes that may affect these parameters.
9. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC}(min.) ≥ 100 us or stable at V_{CC}(min.) ≥ 100 us.

Data Retention Waveform^[10]





Switching Characteristics Over the Operating Range^[11]



Parameter	Description	55 ns		Unit
		Min.	Max.	
Read Cycle				
t _{RC}	Read Cycle Time	55		ns
t _{AA}	Address to Data Valid		55	ns
t _{OHA}	Data Hold from Address Change	10		ns
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to Data Valid		55	ns
t _{DOE}	OE LOW to Data Valid		25	ns
t _{LZOE}	OE LOW to Low Z ^[12]	5		ns
t _{HZOE}	OE HIGH to High Z ^[12, 13]		20	ns
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low Z ^[12]	10		ns
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to High Z ^[12, 13]		20	ns
t _{PU}	CE ₁ LOW and CE ₂ HIGH to Power-Up	0		ns
t _{PD}	CE ₁ HIGH and CE ₂ LOW to Power-Down		55	ns
t _{DBE}	BLE / BHE LOW to Data Valid		55	ns
t _{LZBE}	BLE / BHE LOW to Low Z ^[12]	10		ns
t _{HZBE}	BLE / BHE HIGH to High Z ^[12, 13]		20	ns
Write Cycle^[14]				
t _{WC}	Write Cycle Time	55		ns
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to Write End	40		ns
t _{AW}	Address Set-up to Write End	40		ns
t _{HA}	Address Hold from Write End	0		ns
t _{SA}	Address Set-up to Write Start	0		ns
t _{PWE}	WE Pulse Width	40		ns
t _{BW}	BLE / BHE LOW to Write End	40		ns
t _{SD}	Data Set-up to Write End	25		ns
t _{HD}	Data Hold from Write End	0		ns
t _{HZWE}	WE LOW to High-Z ^[12, 13]		20	ns
t _{LZWE}	WE HIGH to Low-Z ^[12]	10		ns

Notes:

10. $\overline{\text{BHE}}/\overline{\text{BLE}}$ is the AND of both $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$. Chip can be deselected by either disabling the chip enable signals or by disabling both $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$.
11. Test conditions for all parameters other than three-state parameters assume signal transition time of 3 ns or less, timing reference levels of $V_{CC(\text{typ})}/2$, input pulse levels of 0 to $V_{CC(\text{typ})}$, and output loading of the specified I_{OL}/I_{OH} as shown in the "AC Test Loads and Waveforms" section.
12. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZBE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
13. t_{HZOE} , t_{HZCE} , t_{HZBE} , and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.
14. The internal Write time of the memory is defined by the overlap of WE, CE = V_{IL} , BHE and/or BLE = V_{IL} , and CE₂ = V_{IH} . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.

Switching Waveforms
Read Cycle 1 (Address Transition Controlled)^[15, 16]

Read Cycle 2 (\overline{OE} Controlled)^[16, 17]

Notes:


15. The device is continuously selected. OE, CE₁ = V_{IL}, BHE and/or BLE = V_{IL}, and CE₂ = V_{IH}.
16. WE is HIGH for read cycle.
17. Address valid prior to or coincident with $\overline{CE_1}$, \overline{BHE} , \overline{BLE} transition LOW and CE₂ transition HIGH.

Switching Waveforms (continued)
Write Cycle 1 (\overline{WE} Controlled)[14, 18, 19, 20]

Write Cycle 2 (\overline{CE}_1 or \overline{CE}_2 Controlled)[14, 18, 19, 20]

Notes:


18. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
19. If \overline{CE}_1 goes HIGH and \overline{CE}_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high-impedance state.
20. During this period, the I/Os are in output state and input signals should not be applied.

Switching Waveforms (continued)

Write Cycle 3 (WE Controlled, OE LOW)^[19, 20]



Write Cycle 4 (BHE/BL_E Controlled, OE LOW)^[19, 20]





Truth Table

\overline{CE}_1	\overline{CE}_2	\overline{WE}	\overline{OE}	\overline{BHE}	\overline{BLE}	Inputs/Outputs	Mode	Power
H	X	X	X	X	X	High Z	Deselect/Power-Down	Standby (I_{SB})
X	L	X	X	X	X	High Z	Deselect/Power-Down	Standby (I_{SB})
X	X	X	X	H	H	High Z	Deselect/Power-Down	Standby (I_{SB})
L	H	H	L	L	L	Data Out (I/O0 – I/O15)	Read	Active (I_{CC})
L	H	H	L	H	L	Data Out (I/O0 – I/O7); High Z (I/O8 – I/O15)	Read	Active (I_{CC})
L	H	H	L	L	H	High Z (I/O0 – I/O7); Data Out (I/O8 – I/O15)	Read	Active (I_{CC})
L	H	H	H	L	H	High Z	Output Disabled	Active (I_{CC})
L	H	H	H	H	L	High Z	Output Disabled	Active (I_{CC})
L	H	H	H	L	L	High Z	Output Disabled	Active (I_{CC})
L	H	L	X	L	L	Data In (I/O0 – I/O15)	Write	Active (I_{CC})
L	H	L	X	H	L	Data In (I/O0 – I/O7); High Z (I/O8 – I/O15)	Write	Active (I_{CC})
L	H	L	X	L	H	High Z (I/O0 – I/O7); Data In (I/O8 – I/O15)	Write	Active (I_{CC})


Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62157DVL-55BVI	BV48A	48-ball Fine Pitch BGA (6 mm x 8mm x 1 mm)	Industrial
	CY62157DVLL-55BVI			
55	CY62157DVL-55ZI	Z-48	48 Pin TSOP I	Industrial
	CY62157DVLL-55ZI			
55	CY62157DVL-55ZSI	ZS-44	44 Pin TSOP II	Industrial
	CY62157DVLL-55ZSI			



Package Diagrams

TOP VIEW 48-ball (6.0 mm × 8.0 mm × 1.0 mm) Fine Pitch BGA BV48A

BOTTOM VIEW



51-85150-1B

Package Diagrams (continued)
48-Pin TSOP I Z48

44-Pin TSOP II ZS44


MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



Document History Page

Document Title: CY62157DV MoBL[®] 8M (512K x 16) Static RAM Document Number: 38-05392				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	126316	05/22/03	HRT	New Data Sheet