

Features

- Very high speed: 55 ns
- Wide voltage range: 2.20V 3.60V
- Pin-compatible with CY62157CV25, CY62157CV30, and CY62157CV33
- Ultra-low active power
 - Typical active current: 1.5 mA @ f = 1 MHz
- Typical active current: 12 mA @ f = fmax
- Ultra-low standby power
- Easy memory expansion with CE₁, CE₂, and OE features
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Packages offered in a 48-ball BGA, 48-pin TSOPI, and 44-pin TSOPII

Functional Description^[1]


The CY62157DV is a high-performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life[™] (MoBL[®]) in portable applications such as cellular telephones. The device

8M (512K x 16) Static RAM

also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can also be put into standby mode when deselected (\overline{CE}_1 HIGH or CE_2 LOW or both BHE and BLE are HIGH). The input/output pins (I/O₀ through I/O₁₅) are placed in a high-impedance state when: deselected (\overline{CE}_1 HIGH or CE_2 LOW), outputs are disabled (\overline{OE} HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation (\overline{CE}_1 LOW, CE_2 HIGH and WE LOW).

<u>Writing</u> to the device is accomplished by taking Chip Enables $(\overline{CE}_1 LOW \text{ and } CE_2 \underline{HIGH})$ and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified <u>on</u> the address pins (A₀ through A₁₈). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through address pins (A₀ through A₁₈).

Reading from the device is accomplished by taking Chip Enables (\overline{CE}_1 LOW and CE_2 HIGH) and Output Enable (\overline{OE}) LOW while forcing the Write Enable (\overline{WE}) HIGH. If Byte Low Enable (\overline{BLE}) is LOW, then data from the memory location specified by the address pins will appear on I/O₀ to I/O₇. If Byte High Enable (\overline{BHE}) is LOW, then data from memory will appear on I/O₈ to I/O₁₅. See the truth table at the back of this datasheet for a complete description of read and write modes.




1. For best practice recommendations, please refer to the Cypress application note entitled System Design Guidelines, which is available at http://www.cypress.com.

Cypress Semiconductor Corporation Document #: 38-05392 Rev. **



ADVANCE INFORMATION

Pin Configuration^[2, 3,4]



Note:

- 2.
- NC pins are not connected on the die. DNU <u>pins</u> have to be left floating or tied to Vss to ensure proper application. The BYTE pin in the <u>48-T</u>SOPI package has to be tied to Vcc to use the device as a 512K X 16 SRAM. The 48-TSOPI package can also be used as a 1024K x 8 SRAM by tying the BYTE signal to Vss. Please refer to the data sheet entitled CY62158DV 1024K x 8 MoBL Static RAM. 3. 4.



ADVANCE INFORMATION

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature65°C to + 150°C |
|--|
| Ambient Temperature with Power Applied55°C to + 125°C |
| Supply Voltage to Ground Potential–0.2V to + V_{CC} + 0.2V |
| DC Voltage Applied to Outputs in High-Z State ^[5] 0.2V to V _{CC} + 0.2V |
| DC Input Voltage ^[5] –0.2V to V_{CC} + 0.2V |

Output Current into Outputs (LOW)...... 20 mA Static Discharge Voltage...... >2001V (per MIL-STD-883, Method 3015) Latch-up Current.....>200 mA

Operating Range

| Device | Range | Ambient Temperature | V_{CC} ^[6] |
|-------------|------------|------------------------|--------------------------------------|
| CY62157DVL | Industrial | -40°C to +85°C | 2.20V to |
| CY62157DVLL | | | 3.60V |

Product Portfolio

| | | | | | | | Power D | issipatio | n | |
|-------------|---------------------------|----------------------------|-------|-------|----------------------------|--------------------------|----------------------------|-----------|----------------------------|------|
| | | | Speed | (| Operating | J I _{CC} , (mA) | | | | |
| Product | V _{CC} Range (V) | | (ns) | f = 1 | MHz | f = f | max | Standby | _{SB2} , (μΑ) | |
| | Min. | Typ. ^[7] | Max. | | Typ. ^[7] | Max. | Typ. ^[7] | Max. | Typ. ^[7] | Max. |
| CY62157DVL | 2.20V | 3.0 | 3.60 | 55 | 1.5 | 3 | 12 | 20 | 2 | 20 |
| CY62157DVLL | 2.20V | 3.0 | 3.60 | 55 | 1.5 | 3 | 12 | 15 | 2 | 8 |

Electrical Characteristics Over the Operating Range

| | | | | | C | Y62157 | DV-55 | |
|------------------|--|--|--|----|------|----------------------------|------------------------|------|
| Parameter | Description | Test Conditions | | | | Typ. ^[7] | Max. | Unit |
| V _{OH} | Output HIGH Voltage | I _{OH} = -0.1 mA | $V_{CC} = 2.20V$ | | 2.0 | | | V |
| | | I _{OH} = -1.0 mA | $V_{CC} = 2.70V$ | | 2.4 | | | V |
| V _{OL} | Output LOW Voltage | I _{OL} = 0.1 mA | $V_{CC} = 2.20V$ | | | | 0.4 | V |
| | | I _{OL} = 2.1mA | $V_{CC} = 2.70V$ | | | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | $V_{CC} = 2.2V$ to 2.7V | • | | 1.8 | | V _{CC} + 0.3V | V |
| | | V _{CC} = 2.7V to 3.6V | | | 2.2 | | V _{CC} + 0.3V | V |
| V _{IL} | Input LOW Voltage | $V_{CC} = 2.2V$ to 2.7V | | | -0.3 | | 0.6 | V |
| | | V _{CC} = 2.7V to 3.6V | | | -0.3 | | 0.8 | V |
| I _{IX} | Input Leakage Current | $GND \le V_{I} \le V_{CC}$ | | | | | +1 | μA |
| I _{OZ} | Output Leakage Current | $GND \le V_O \le V_{CC}$, Output Disal | bled | | -1 | | +1 | μA |
| I _{CC} | V _{CC} Operating Supply | $f = f_{MAX} = 1/t_{RC}$ | V _{CC} = | L | | 12 | 20 | mA |
| | Current | | V _{CCmax} I _{OUT} = 0 mA CMOS levels | LL | | | 15 | mA |
| | | f = 1 MHz | | L | | 1.5 | 3 | mA |
| | | | | LL | | | 3 | mA |
| I _{SB1} | Automatic CE | $\overline{CE}_{1} \ge V_{CC} - 0.2V, CE_{2} \le 0.2V$ | • | L | | 2 | 20 | μA |
| | Power-Down Current — CMOS Inputs | $V_{IN} \ge V_{CC} - 0.2V, V_{IN} \le 0.2V)$ f = f _{MAX} (Address and Data O f = 0 (OE, WE, BHE and BLE | nly),), V _{CC} =3.60V | LL | | 2 | 8 | |
| I _{SB2} | Automatic CE | $CE_1 \ge V_{CC} - 0.2V \text{ or } CE_2 \le 0$ | | L | | 2 | 20 | μA |
| | Power-Down Current — CMOS Inputs | $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V,$ f = 0, $V_{CC} = 3.60V$ | | | | 2 | 8 | |

Notes:

V_{IL(min.)} = -2.0V for pulse durations less than 20 ns.
 Full Device AC operation requires linear Vcc ramp from 0 to Vcc(min) >= 500 μs.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ.)}, T_A = 25°C.




Capacitance^[8]

| Parameter | Description | Test Conditions | Max. | Unit |
|------------------|--------------------|---|------|------|
| C _{IN} | Input Capacitance | $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ | 6 | pF |
| C _{OUT} | Output Capacitance | $V_{CC} = V_{CC(typ)}$ | 8 | pF |

Thermal Resistance

| Parameter | Description | Test Conditions | BGA | TSOP II | TSOP I | Unit |
|---------------|--|---|-----|---------|--------|------|
| Θ_{JA} | Thermal Resistance (Junction to Ambient) ^[8] | Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit board | 55 | TBD | TBD | °C/W |
| ΘJC | Thermal Resistance (Junction to Case) ^[8] | | 16 | TBD | TBD | °C/W |

AC Test Loads and Waveforms



______ OUTPUT -

| Parameters | 2.50V | 3.0V | Unit |
|-----------------|-------|------|------|
| R1 | 16667 | 1103 | Ω |
| R2 | 15385 | 1554 | Ω |
| R _{TH} | 8000 | 645 | Ω |
| V _{TH} | 1.20 | 1.75 | V |

Data Retention Characteristics (Over the Operating Range)


| Parameter | Description | Conditions | | Min. | Typ. ^[7] | Max. | Unit |
|---------------------------------|--------------------------------------|------------------------|----|-----------------|----------------------------|------|------|
| V _{DR} | V _{CC} for Data Retention | | | 1.5 | | 2.2 | V |
| ICCDR | Data Retention Current | V _{CC} = 1.5V | L | | | 10 | μΑ |
| | | | LL | | | 4 | |
| t _{CDR} ^[8] | Chip Deselect to Data Retention Time | | | 0 | | | ns |
| t _R [9] | Operation Recovery Time | | | t _{RC} | | | ns |

Notes:

Tested initially and after any design or process changes that may affect these parameters.
 Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min.)} ≥ 100 us or stable at V_{CC(min.)} ≥ 100 us.



Data Retention Waveform^[10]



Switching Characteristics Over the Operating Range^[11]

| | | 55 | 5 ns | |
|-----------------------------|--|-------------|------|------|
| Parameter | Description | Min. | Max. | Unit |
| Read Cycle | | | • | |
| t _{RC} | Read Cycle Time | 55 | | ns |
| t _{AA} | Address to Data Valid | | 55 | ns |
| t _{OHA} | Data Hold from Address Change | 10 | | ns |
| t _{ACE} | \overline{CE}_1 LOW and CE_2 HIGH to Data Valid | | 55 | ns |
| t _{DOE} | OE LOW to Data Valid | | 25 | ns |
| t _{LZOE} | OE LOW to LOW Z ^[12] | 5 | | ns |
| t _{HZOE} | OE HIGH to High Z ^[12, 13] | | 20 | ns |
| t _{LZCE} | CE ₁ LOW and CE ₂ HIGH to Low Z ^[12] | 10 | | ns |
| t _{HZCE} | CE ₁ HIGH and CE ₂ LOW to High Z ^[12, 13] | | 20 | ns |
| t _{PU} | CE ₁ LOW and CE ₂ HIGH to Power-Up | 0 | | ns |
| t _{PD} | CE ₁ HIGH and CE ₂ LOW to Power-Down | | 55 | ns |
| t _{DBE} | BLE / BHE LOW to Data Valid | | 55 | ns |
| t _{LZBE} | BLE / BHE LOW to Low Z ^[12] | 10 | | ns |
| t _{HZBE} | BLE / BHE HIGH to HIGH Z ^[12, 13] | | 20 | ns |
| Write Cycle ^[14] | | | • | |
| t _{WC} | Write Cycle Time | 55 | | ns |
| t _{SCE} | CE ₁ LOW and CE ₂ HIGH to Write End | 40 | | ns |
| t _{AW} | Address Set-up to Write End | 40 | | ns |
| t _{HA} | Address Hold from Write End | 0 | | ns |
| t _{SA} | Address Set-up to Write Start | 0 | | ns |
| t _{PWE} | WE Pulse Width | 40 | | ns |
| t _{BW} | BLE / BHE LOW to Write End | 40 | | ns |
| t _{SD} | Data Set-up to Write End 25 | | | ns |
| t _{HD} | Data Hold from Write End | Write End 0 | | |
| t _{HZWE} | WE LOW to High-Z ^[12, 13] | 20 | | |
| t _{LZWE} | WE HIGH to Low-Z ^[12] | 10 | | ns |

Notes:

BHE.BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.
 Test conditions for all parameters other than three-state parameters assume signal transition time of 3 ns or less, timing reference levels of V_{CC(typ)}/2, input


given device. 13.

 t_{HZOE} , t_{HZCE} , t_{HZCE} , t_{HZEE} , and t_{HZWE} transitions are measured when the outputs enter a high-impedence state. The internal Write time of the memory is defined by the overlap of WE, $\overline{CE} = V_{IL}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$, and $CE_2 = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal 14. that terminates the write.


<sup>pulse levels of 0 to V_{CC(typ.)}, and output loading of the specified I_{OL}/I_{OH} as shown in the "AC Test Loads and Waveforms" section.
At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZOE} is less than t_{LZDE}, and t_{HZWE} is less than t_{LZWE} for any</sup>



Switching Waveforms



Read Cycle 2 (OE Controlled)^[16, 17]




Notes:

15. The device is continuously selected. OE, $CE_1 = V_{IL}$, BHE and/or BLE = V_{IL} , and $CE_2 = V_{IH}$. 16. WE is HIGH for read cycle. 17. Address valid prior to or coincident with \overline{CE}_1 , \overline{BHE} , \overline{BLE} transition LOW and CE_2 transition HIGH.



Switching Waveforms (continued)



Notes:


18. Data I/O is high impedance if $\overline{OE} = V_{IH}$. 19. If \overline{CE}_1 goes HIGH and CE_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high-impedance state.

20. During this period, the I/Os are in output state and input signals should not be applied.




Switching Waveforms (continued)

Write Cycle 3 (WE Controlled, OE LOW)^[19, 20]



Write Cycle 4 (BHE/BLE Controlled, OE LOW)^[19, 20]





Truth Table


| CE ₁ | CE ₂ | WE | OE | BHE | BLE | Inputs/Outputs | Mode | Power |
|-----------------|-----------------|----|----|-----|-----|--|---------------------|----------------------------|
| Н | Х | Х | Х | Х | Х | High Z | Deselect/Power-Down | Standby (I _{SB}) |
| Х | L | Х | Х | Х | Х | High Z | Deselect/Power-Down | Standby (I _{SB}) |
| Х | Х | Х | Х | Н | Н | High Z | Deselect/Power-Down | Standby (I _{SB}) |
| L | Н | H | L | L | L | Data Out (I/O0 – I/O15) | Read | Active (I _{CC}) |
| L | Н | Н | L | Н | L | Data Out (I/O0 – I/O7); High Z (I/O8 – I/O15) | Read | Active (I _{CC}) |
| L | Н | Н | L | L | Н | High Z (I/O0 – I/O7); Data Out (I/O8 – I/O15) | Read | Active (I _{CC}) |
| L | Н | Н | Н | L | Н | High Z | Output Disabled | Active (I _{CC}) |
| L | Н | Н | Н | Н | L | High Z | Output Disabled | Active (I _{CC}) |
| L | Н | Н | Н | L | L | High Z | Output Disabled | Active (I _{CC}) |
| L | Н | L | Х | L | L | Data In (I/O0 – I/O15) | Write | Active (I _{CC}) |
| L | Н | L | Х | Н | L | Data In (I/O0 – I/O7); High Z (I/O8 – I/O15) | Write | Active (I _{CC}) |
| L | н | L | Х | L | Н | High Z (I/O0 – I/O7); Data In (I/O8 – I/O15) | Write | Active (I _{CC}) |

Ordering Information

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|---------------|-------------------|-----------------|--|--------------------|
| 55 | CY62157DVL-55BVI | BV48A | 48-ball Fine Pitch BGA (6 mm × 8mm × 1 mm) | Industrial |
| | CY62157DVLL-55BVI | | | |
| 55 | CY62157DVL-55ZI | Z-48 | 48 Pin TSOP I | Industrial |
| | CY62157DVLL-55ZI | | | |
| 55 | CY62157DVL-55ZSI | ZS-44 | 44 Pin TSOP II | Industrial |
| | CY62157DVLL-55ZSI | | | |




Package Diagrams



Document #: 38-05392 Rev. **



Package Diagrams (continued)



MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

Document #: 38-05392 Rev. **

© Cypress Semiconductor Corporation, 2003. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor against all charges.



Document History Page

| | Document Title:CY62157DV MoBL [®] 8M (512K x 16) Static RAM Document Number: 38-05392 | | | | | | | | | |
|------|---|------------|--------------------|-----------------------|--|--|--|--|--|--|
| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change | | | | | | |
| ** | 126316 | 05/22/03 | HRT | New Data Sheet | | | | | | |