ChipFind - Datasheet

Part Number W91460N

Download:  PDF   ZIP
W91460N SERIES
3-MEMORY TONE/PULSE DIALER
WITH SAVE FUNCTION
Publication Release Date: May 1997
- 1 -
Revision A2
GENERAL DESCRIPTION
The W91460N series are Si-gate CMOS ICs that provide the necessary signals for either tone or
pulse dialing. The W91460N series features save memory and 3 by 16-digit automatic dialing
memory.
FEATURES
·
DTMF/pulse switchable dialer
·
Two by 32-digit redial and save memory
·
Three by 16-digit one-touch direct memory
·
Redial memory cascadable with normal dialing; dialing length is unlimited, but if length exceeds
32-digit the redial function is inhibited
·
Pulse-to-tone (*/T) keypad for long distance call operation
·
Uses 5
×
5 keyboard
·
Easy operation with redial, flash, pause and */T keypads
·
Flash, pause, P
T (pulse-to-tone) can be stored as a digit in memory
·
Dialing rate (10, 20 ppS ) selected by bonding option
·
On-hook debounce time: 150 msec.
·
Minimum tone output duration: 93 msec.
·
Minimum intertone pause: 93 msec.
·
Flash break time (73, 100, 300, 600 msec.) selectable by keypad; pause time is 1.0 sec.
·
On-chip power-on reset
·
Uses 3.579545 MHz crystal or ceramic resonator
·
Packaged in 18-pin plastic DIP
·
The different dialers in the W91460N series are shown in the following table:
TYPE NO.
REPLACEMENT
TYPE NO.
PULSE
(ppS)
FLASH
(mS)
PAUSE
(S)
M/B
W91462
W91462N
W91463
10
600/300/73/100
3.6
Pin
W91464
W91465
W91466N
W91466
20
600/300/73/100
3.6
Pin
W91467
W91460N SERIES
- 2 -
PIN CONFIGURATION
C1
C2
C3
C4
SS
V
XT
XT
1
2
3
4
5
6
7
8
9
T/P MUTE
HKS
DTMF
MODE
R4
R3
R2
R1
V
DD
DP
12
18
17
16
15
14
10
11
13
C5
PIN DESCRIPTION
SYMBOL
PIN
I/O
FUNCTION
Column-
Row
Inputs
1
-
5
&
15
-
18
I
The keyboard inputs may be used with either a standard 5
×
5
keyboard or an inexpensive single contact (Form A) keyboard.
Electronic input from a
µ
C can also be used.
A valid key-in is defined as a single row being connected to a single
column.
XT, XT
7, 8
I, O
A built-in inverter provides oscillation with an inexpensive 3.579545
MHz crystal or ceramic resonator.
T/P
MUTE
9
O
The T/P MUTE is a conventional CMOS N-channel open drain output.
The output transistor is switched on during dialing sequence and flash
break time. Otherwise, it is switched off.
MODE
13
I
Pulling mode pin to V
SS
places the dialer in tone mode.
Pulling mode pin to V
DD
places the dialer in pulse mode with M/B ratio
40:60 (10 ppS for W91462N and 20 ppS for W91466N).
Floating mode pin places the dialer in pulse mode with M/B ratio
33.3:66.7 (10 ppS for W91462N and 20 ppS for W91466N).
W91460N SERIES
Publication Release Date: May 1997
- 3 -
Revision A2
Pin Description, continued
SYMBOL
PIN
I/O
FUNCTION
HKS
10
I
Hook switch input.
HKS = V
DD
: On-hook state. Chip in sleeping mode, no operation.
HKS = V
SS
: Off-hook state. Chip is enabled for normal operation.
HKS pin is pulled to V
DD
by an internal resistor.
DP
11
O
N-channel open drain dialing pulse output.
Flash key will cause DP to be active in either tone mode or pulse
mode.
The timing diagram for pulse mode is shown in Figure 1(a, b, c).
V
DD
, V
SS
14, 6
I
Power input pins.
DTMF
12
O
In pulse mode, this pin remains in low state at all times.
In tone mode, it will output a dual or single tone.
Detailed timing diagram for tone mode is shown in Figure 2(a, b, c).
Specified
Actual
Error %
Output Frequency
R1
R2
R3
R4
C1
C2
C3
697
770
852
941
1209
1336
1477
699
766
848
948
1216
1332
1472
+0.28
-0.52
-0.47
+0.74
+0.57
-0.30
-0.34
W91460N SERIES
- 4 -
BLOCK DIAGRAM
DTMF
XT
XT
RAM
COUNTER
SYSTEM CLOCK
GENERATOR
LOCATION
LATCH
D/A
ROW & COLUMN
PROGRAMMABLE
COUNTER
DATA LATCH
& DECODER
READ/WRITE
ROW
COLUMN
(R1 to R4, Vx)
(C1 to C5)
T/P MUTE
CONTROL
LOGIC
PULSE
CONTROL
LOGIC
KEYBOARD
INTERFACE
CONVERTER
HKS
DP
MODE
FUNCTIONAL DESCRIPTION
Keyboard Operation
C1
C2
C3
C4
C5
1
2
3
S
M1
R1
4
5
6
F4
M2
R2
7
8
9
M3
R3
/T
0
#
R/P
SAVE
R4
F1
F2
F3
VX
·
S: Store function key
·
R/P: Redial and pause function key
·
SAVE: Save function key
·
/T:
in tone mode and P
T in pulse mode
·
M1, ..., M3: One-touch memory
·
F1, ..., F4: Flash keys, F1 = 600 mS, F2 = 300 mS, F3 = 73 mS, F4 = 100 mS
Note: D1, ..., Dn, D1', ..., Dn': 0, ..., 9, */T, #; Mn: M1, ..., M3; Fn: F1, ..., F4
W91460N SERIES
Publication Release Date: May 1997
- 5 -
Revision A2
Normal Dialing
OFF HOOK
,
D1
,
D2
, ...,
Dn
1. D1, D2,
...
, Dn will be dialed out.
2. Dialing length is unlimited, but redial is inhibited if length exceeds 32 digits in normal dialing.
Redialing
OFF HOOK
,
D1
,
D2
, ...,
Dn
Busy, Come
ON HOOK
,
OFF HOOK
,
R/P
1. The redial memory content will be dialed out.
2. The
R/P
key can execute the redial function only as the first key-in after off-hook; otherwise,
it executes the pause function.
3. If redialing length exceeds 32 digits, the redialing function will be inhibited.
Number Store
OFF
HOOK
,
D1
,
D2
,
...,
Dn
,
S
,
S
,
Mn
1. If the sequence of the dialed digits D1, D2, ..., Dn has not
finished,
S
will be ignored.
2. D1, D2, ..., Dn will be dialed out and stored in memory location.
OFF HOOK
,
S
,
D1
,
D2
,
...,
Dn
,
S
,
Mn
3. D1, D2, ..., Dn will be stored in memory location but will not be dialed out.
4.
R/P
and
*/T
keys can be stored as a digit in memory. In store
mode,
R/P
is the pause
function key;
*/T
is the pulse to tone function key.
The store mode is released after the store function is executed or when the state of the hook switch
is changed.
Repertory Dialing
OFF HOOK
,
Mn
Access Pause
OFF HOOK
,
D1
,
D2
,
R/P
,
D3
, ...,
Dn
1. The pause function can be stored as a digit in memory.
2. The pause function is executed in normal dialing, redial dialing, or memory dialing.
3. A detailed timing diagram for the pause function is shown in Figure 3.
Pulse-to-tone (*/T)