ChipFind - Datasheet

Part Number STP16CL596

Download:  PDF   ZIP

Document Outline

1/18
July 2005
I
LOW VOLTAGE POWER SUPPLY DOWN TO
3V
I
16 CONSTANT CURRENT OUTPUT
CHANNELS
I
ADJUSTABLE OUTPUT CURRENT
THROUGH EXTERNAL RESISTOR
I
SERIAL DATA IN/PARALLEL DATA OUT
I
SERIAL OUT CHANGES STATE ON THE
FALLING EDGES OF CLOCK
I
3.3V MICRO DRIVER-ABLE
I
OUTPUT CURRENT: 15-90 mA
I
25 MHz CLOCK FREQ.
I
AVAILABLE IN HIGH THERMAL EFFICIENCY
TSSOP EXPOSED PAD
DESCRIPTION
The STP16CL596 is a monolithic, low voltage, low
current power 16-bit shift register designed for
LED panel displays. The STP16CL596 contains a
16-bit serial-in, parallel-out shift register that feeds
a 16-bitD-type storage register. In the output
stage, sixteen regulated current sources were
designed to provide 15-90mA constant current to
drive the LEDs.
Compared with the STPIC6C595, the device
provides great flexibility and improved
performance in LED panel system design.
Trough an external resistor, users can adjust the
STP16CL596 output current, controlling in this
way the light intensity of LEDs.
The STP16CL596 guarantees a 16V output
driving capability, allowing users to connect more
LEDs in series. The high clock frequency, 25 MHz,
also satisfies the system requirement of high
volume data transmission. The 3.3V of voltage
supply is well useful for applications that interface
any micro from 3.3V. Compared with a standard
TSSOP package, the TSSOP exposed pad
increases heat dissipation capability by a 2.5
factor.
Table 1: Order Codes
Part Number
Package
Comments
STP16CL596B1R
DIP-24
15 parts per tube
STP16CL596M
SO-24 (Tube)
40 parts per tube
STP16CL596MTR
SO-24 (Tape & Reel)
1000 parts per reel
STP16CL596TTR
TSSOP24 (Tape & Reel)
2500 parts per reel
STP16CL596XTTR
TSSOP24 Exposed-Pad (Tape & Reel)
2500 parts per reel
STP16CL596
LOW VOLTAGE 16-BIT CONSTANT
CURRENT LED SINK DRIVER
SO-24
TSSOP24
(exposed pad)
DIP-24
TSSOP24
Rev. 8
STP16CL596
2/18
Table 2: Current Accuracy
Figure 1: Pin Connection (Note 1)
Note 1: The exposed Pad is electrically not connected.
Table 3: Pin Description
Output Voltage
Current accuracy
Output Current
Between bits
Between ICs
0.7V
± 3%
± 10%
15 to 90 mA
PIN N°
Symbol
Name and Function
1
GND
Ground Terminal
2
SDI
Serial data input terminal
3
CLK
Clock input terminal
4
/LE
Latch input terminal
5-20
OUT 0-15
Output terminal
21
/OE
Input terminal of output enable (active low)
22
SDO
Serial data out terminal
23
R-EXT
Input terminal of an external resistor for constant current programing
24
V
DD
Supply voltage terminal
STP16CL596
3/18
Table 4: Absolute Maximum Ratings
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Under these conditions, functional operation
is not implied.
Table 5: Thermal Data
(*) The exposed pad should be soldered directly to the PCB to realize the thermal benefits.
Table 6: Recommended Operating Conditions
Symbol
Parameter
Value
Unit
V
DD
Supply Voltage
0 to 7
V
V
O
Output Voltage
-0.5 to 16
V
I
O
Output Current
90
mA
V
I
Input Voltage
-0.4 to V
DD
+0.4
V
I
GND
GND Terminal Current
1440
mA
f
CLK
Clock Frequency
25
MHz
T
OPR
Operating Temperature Range
-40 to +125
°C
T
STG
Storage Temperature Range
-65 to +150
°C
Symbol
Parameter
DIP-24
SO-24
TSSOP24
TSSOP24 (*)
(exposed pad)
Unit
R
thj-amb
Thermal Resistance Junction-ambient
60
75
85
37.5
°C/W
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
V
DD
Supply Voltage
3.0
3.3
3.6
V
V
O
Output Voltage
16.0
V
I
O
Output Current
OUTn
5
90
mA
I
OH
Output Current
SERIAL-OUT
+1
mA
I
OL
Output Current
SERIAL-OUT
-1
mA
V
IH
Input Voltage
0.7V
DD
V
DD
+0.3
V
V
IL
Input Voltage
-0.3
0.3V
DD
V
t
wLAT
/LE Pulse Width
V
DD
= 3.0 to 3.6V
20
ns
t
wCLK
CLK Pulse Width
20
ns
t
wEN
/OE Pulse Width
400
ns
t
SETUP(D)
Setup Time for DATA
20
ns
t
HOLD(D)
Hold Time for DATA
15
ns
t
SETUP(L)
Setup Time for LATCH
15
ns
f
CLK
Clock Frequency
Cascade Operation
25
MHz
STP16CL596
4/18
Table 7: Electrical Characteristics (V
DD
=3V, T
= 25°C, unless otherwise specified.)
Table 8: Switching Characteristics (V
DD
=3V, T
= 25°C, unless otherwise specified.)
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
V
IH
Input Voltage High Level
0.7V
DD
V
DD
V
V
IL
Input Voltage Low Level
GND
0.3V
DD
V
I
OH
Output Leakage Current
V
OH
= 16 V
10
µ
A
V
OL
Output Voltage (Serial-OUT) I
OL
= 1mA
0.4
V
V
OH
Output Voltage (Serial-OUT) I
OH
= -1mA
V
DD
-0.4V
V
I
OL1
Output Current
V
O
= 0.7V R
EXT
= 910
19.2
20.6
22.0
mA
I
OL2
V
O
= 0.7V R
EXT
= 360
46.2
50.5
54.0
mA
I
OL1
Output Current Error
between bit (All Output ON)
V
O
= 0.7V R
EXT
= 910
± 4
± 5
%
I
OL2
V
O
= 0.7V R
EXT
= 360
± 3
± 4
%
R
SIN(up)
Pull-up Resistor
150
300
600
K
R
SIN(down)
Pull-down Resistor
100
200
400
K
I
DD(OFF1)
Supply Current (OFF)
R
EXT
= OPEN OUT 0 to 15 = OFF
0.3
0.6
mA
I
DD(OFF2)
R
EXT
= 470
OUT 0 to 15 = OFF
5.5
7.7
I
DD(OFF3)
R
EXT
= 250
OUT 0 to 15 = OFF
10.1
14.1
I
DD(ON1)
Supply Current (ON)
R
EXT
= 470
OUT 0 to 15 = ON
5.5
7.7
I
DD(ON2)
R
EXT
= 250
OUT 0 to 15 = ON
10.1
14.1
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
t
PLH1
Propagation Delay Time,
CLK-OUTn, /LE = H, /OE = L
V
DD
= 3 V
V
IH
= V
DD
V
IL
= GND
C
L
= 13pF
I
O
= 40mA
V
L
= 3 V
R
EXT
= 470
R
L
= 65
250
280
ns
t
PLH2
Propagation Delay Time,
/LE-OUTn, /OE = L
220
250
ns
t
PLH3
Propagation Delay Time,
/OE-OUTn, /LE = H
200
250
ns
t
PLH
Propagation Delay Time,
CLK-SDO
25
50
ns
t
PHL1
Propagation Delay Time,
CLK-OUTn, /LE = H, /OE = L
25
50
ns
t
PHL2
Propagation Delay Time,
/LE-OUTn, /OE = L
25
50
ns
t
PHL3
Propagation Delay Time,
/OE-OUTn, /LE = H
50
70
ns
t
PHL
Propagation Delay Time,
CLK-SDO
25
50
ns
t
r
Output Rise Time
200
250
ns
t
f
Output Fall Time
17
25
ns
STP16CL596
5/18
EQUIVALENT CIRCUIT OF INPUTS AND OUTPUTS
Figure 2: /OE Terminal
Figure 3: /LE Terminal
Figure 4: CLK, SDI Terminal