ChipFind - Datasheet

Part Number PHP78NQ03LT

Download:  PDF   ZIP

Document Outline

1.
Product profile
1.1 General description
Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic
package using TrenchMOS technology.
1.2 Features
1.3 Applications
1.4 Quick reference data
2.
Pinning information
PHP78NQ03LT
N-channel TrenchMOS logic level FET
Rev. 05 -- 9 June 2005
Product data sheet
s
Logic level threshold
s
Fast switching
s
Computer motherboards
s
DC-to-DC converters
s
V
DS
25 V
s
I
D
75 A
s
R
DSon
9 m
s
Q
GD
= 4.2 nC (typ)
Table 1:
Pinning
Pin
Description
Simplified outline
Symbol
1
gate (G)
SOT78 (TO-220AB)
2
drain (D)
3
source (S)
mb
mounting base; connected to drain
1 2
mb
3
S
D
G
mbb076
9397 750 15086
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 05 -- 9 June 2005
2 of 12
Philips Semiconductors
PHP78NQ03LT
N-channel TrenchMOS logic level FET
3.
Ordering information
4.
Limiting values
Table 2:
Ordering information
Type number
Package
Name
Description
Version
PHP78NQ03LT
SC-46
plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead
TO-220AB
SOT78
Table 3:
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter
Conditions
Min
Max
Unit
V
DS
drain-source voltage
25
°
C
T
j
175
°
C
-
25
V
V
DGR
drain-gate voltage
25
°
C
T
j
175
°
C; R
GS
= 20 k
-
25
V
V
GS
gate-source voltage
-
±
20
V
I
D
drain current
T
mb
= 25
°
C; V
GS
= 5 V;
Figure 2
and
3
-
61
A
T
mb
= 100
°
C; V
GS
= 5 V;
Figure 2
-
43
A
T
mb
= 25
°
C; V
GS
= 10 V
-
75
A
T
mb
= 100
°
C; V
GS
= 10 V
-
53
A
I
DM
peak drain current
T
mb
= 25
°
C; pulsed; t
p
10
µ
s;
Figure 3
-
228
A
P
tot
total power dissipation
T
mb
= 25
°
C;
Figure 1
-
93
W
T
stg
storage temperature
-
55
+175
°
C
T
j
junction temperature
-
55
+175
°
C
Source-drain diode
I
S
source (diode forward) current
T
mb
= 25
°
C
-
75
A
I
SM
peak source (diode forward) current T
mb
= 25
°
C; pulsed; t
p
10
µ
s
-
228
A
Avalanche ruggedness
E
DS(AL)S
non-repetitive drain-source
avalanche energy
unclamped inductive load; I
D
= 43 A;
t
p
= 0.25 ms; V
DD
25 V; R
GS
= 50
;
V
GS
= 10 V; starting at T
j
= 25
°
C
-
185
mJ
9397 750 15086
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 05 -- 9 June 2005
3 of 12
Philips Semiconductors
PHP78NQ03LT
N-channel TrenchMOS logic level FET
Fig 1.
Normalized total power dissipation as a
function of mounting base temperature
Fig 2.
Normalized continuous drain current as a
function of mounting base temperature
T
mb
= 25
°
C; I
DM
is single pulse; V
GS
= 5 V
Fig 3.
Safe operating area; continuous and peak drain currents as a function of drain-source voltage
03aa16
0
40
80
120
0
50
100
150
200
T
mb
(
°
C)
P
der
(%)
03aa24
0
40
80
120
0
50
100
150
200
T
mb
(
°
C)
I
der
(%)
P
der
P
tot
P
tot 25 C
°
(
)
-----------------------
100%
×
=
I
der
I
D
I
D 25 C
°
(
)
-------------------
100%
×
=
003aaa175
1
10
10
2
10
3
1
10
10
2
V
DS
(V)
I
D
(A)
t
p
= 10
µ
s
DC
100 ms
10 ms
Limit R
DSon
= V
DS
/ I
D
1 ms
100
µ
s
9397 750 15086
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 05 -- 9 June 2005
4 of 12
Philips Semiconductors
PHP78NQ03LT
N-channel TrenchMOS logic level FET
5.
Thermal characteristics
Table 4:
Thermal characteristics
Symbol Parameter
Conditions
Min
Typ
Max
Unit
R
th(j-mb)
thermal resistance from junction to mounting base
Figure 4
-
-
1.6
K/W
R
th(j-a)
thermal resistance from junction to ambient
vertical in still air
-
60
-
K/W
Fig 4.
Transient thermal impedance from junction to mounting base as a function of pulse duration
003aaa233
10
-2
10
-1
1
10
10
-5
10
-4
10
-3
10
-2
10
-1
1
10
t
p
(s)
Z
th(j-mb)
(K/W)
single pulse
= 0.5
0.2
0.1
0.05
0.02
t
p
T
P
t
t
p
T
=
9397 750 15086
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 05 -- 9 June 2005
5 of 12
Philips Semiconductors
PHP78NQ03LT
N-channel TrenchMOS logic level FET
6.
Characteristics
Table 5:
Characteristics
T
j
= 25
°
C unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Static characteristics
V
(BR)DSS
drain-source breakdown voltage
I
D
= 250
µ
A; V
GS
= 0 V
T
j
= 25
°
C
25
-
-
V
T
j
=
-
55
°
C
22
-
-
V
V
GS(th)
gate-source threshold voltage
I
D
= 1 mA; V
DS
= V
GS
;
Figure 9
and
10
T
j
= 25
°
C
1
1.5
2
V
T
j
= 175
°
C
0.5
-
-
V
T
j
=
-
55
°
C
-
-
2.2
V
I
DSS
drain-source leakage current
V
DS
= 25 V; V
GS
= 0 V
T
j
= 25
°
C
-
-
10
µ
A
T
j
= 150
°
C
-
-
500
µ
A
I
GSS
gate-source leakage current
V
GS
=
±
15 V; V
DS
= 0 V
-
10
100
nA
R
DSon
drain-source on-state resistance
V
GS
= 5 V; I
D
= 25 A;
Figure 6
and
8
T
j
= 25
°
C
-
11.5
13.5
m
T
j
= 175
°
C
-
20.7
24.3
m
V
GS
= 10 V; I
D
= 25 A;
Figure 6
and
8
-
7.65
9
m
Dynamic characteristics
Q
G(tot)
total gate charge
I
D
= 50 A; V
DS
= 15 V; V
GS
= 5 V;
Figure 11
-
13
-
nC
Q
GS
gate-source charge
-
4.8
-
nC
Q
GD
gate-drain (Miller) charge
-
4.2
5.6
nC
C
iss
input capacitance
V
GS
= 0 V; V
DS
= 25 V; f = 1 MHz;
Figure 13
-
1074
-
pF
C
oss
output capacitance
-
389
-
pF
C
rss
reverse transfer capacitance
-
156
-
pF
t
d(on)
turn-on delay time
V
DS
= 15 V; R
L
= 0.6
; V
GS
= 10 V;
R
G
= 5.6
-
20
33
ns
t
r
rise time
-
92
130
ns
t
d(off)
turn-off delay time
-
30
48
ns
t
f
fall time
-
40
60
ns
Source-drain diode
V
SD
source-drain (diode forward) voltage I
S
= 25 A; V
GS
= 0 V;
Figure 12
-
0.95
1.2
V
t
rr
reverse recovery time
I
S
= 20 A; dI
S
/dt =
-
100 A/
µ
s; V
GS
= 0 V;
V
R
= 25 V
-
40
-
ns
Q
r
recovered charge
-
32
-
nC
9397 750 15086
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 05 -- 9 June 2005
6 of 12
Philips Semiconductors
PHP78NQ03LT
N-channel TrenchMOS logic level FET
T
j
= 25
°
C
T
j
= 25
°
C
Fig 5.
Output characteristics: drain current as a
function of drain-source voltage; typical values
Fig 6.
Drain-source on-state resistance as a function
of drain current; typical values
T
j
= 25
°
C and 175
°
C; V
DS
>
I
D
×
R
DSon
Fig 7.
Transfer characteristics: drain current as a
function of gate-source voltage; typical values
Fig 8.
Normalized drain-source on-state resistance
factor as a function of junction temperature
003aaa169
0
20
40
60
0
0.5
1
1.5
2
V
DS
(V)
I
D
(A)
V
GS
= 3 V
3.5 V
4 V
6 V
4.5 V
5 V
10 V
003aaa171
0
0.02
0.04
0.06
0
20
40
60
I
D
(A)
R
DSon
(
)
4 V
6 V
V
GS
= 3 V
10 V
5 V
3.5 V
003aaa170
0
10
20
30
40
1
2
3
4
V
GS
(V)
I
D
(A)
V
DS
> I
D
x R
DSon
T
j
= 25
°
C
175
°
C
03af18
0
0.5
1
1.5
2
-60
0
60
120
180
T
j
(
°
C)
a
a
R
DSon
R
DSon 25 C
°
(
)
-----------------------------
=
9397 750 15086
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 05 -- 9 June 2005
7 of 12
Philips Semiconductors
PHP78NQ03LT
N-channel TrenchMOS logic level FET
I
D
= 1 mA; V
DS
= V
GS
T
j
= 25
°
C; V
DS
= 5 V
Fig 9.
Gate-source threshold voltage as a function of
junction temperature
Fig 10. Sub-threshold drain current as a function of
gate-source voltage
I
D
= 50 A; V
DS
= 15 V
Fig 11. Gate-source voltage as a function of gate charge; typical values
03aa33
0
0.5
1
1.5
2
2.5
-60
0
60
120
180
T
j
(
°
C)
V
GS(th)
(V)
max
typ
min
03aa36
10
-6
10
-5
10
-4
10
-3
10
-2
10
-1
0
1
2
3
V
GS
(V)
I
D
(A)
max
typ
min
003aaa174
0
2
4
6
8
10
0
10
20
30
40
Q
G
(nC)
V
GS
(V)
9397 750 15086
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 05 -- 9 June 2005
8 of 12
Philips Semiconductors
PHP78NQ03LT
N-channel TrenchMOS logic level FET
T
j
= 25
°
C and 175
°
C; V
GS
= 0 V
V
GS
= 0 V; f = 1 MHz
Fig 12. Source (diode forward) current as a function of
source-drain (diode forward) voltage; typical
values
Fig 13. Input, output and reverse transfer capacitances
as a function of drain-source voltage; typical
values
003aaa173
0
10
20
30
40
0
0.4
0.8
1.2
1.6
V
SD
(V)
I
S
(A)
T
j
= 25
°
C
175
°
C
003aaa172
10
2
10
3
10
4
10
-1
1
10
10
2
V
DS
(V)
C
(pF)
C
iss
C
oss
C
rss
9397 750 15086
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 05 -- 9 June 2005
9 of 12
Philips Semiconductors
PHP78NQ03LT
N-channel TrenchMOS logic level FET
7.
Package outline
Fig 14. Package outline SOT78 (TO-220AB)
REFERENCES
OUTLINE
VERSION
EUROPEAN
PROJECTION
ISSUE DATE
IEC
JEDEC
JEITA
SOT78
SC-46
3-lead TO-220AB
D
D1
q
p
L
1
2
3
L1
(1)
b1
e
e
b
0
5
10 mm
scale
Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB
SOT78
DIMENSIONS (mm are the original dimensions)
A
E
A1
c
Q
L2
UNIT
A1
b1
D1
e
p
mm
2.54
q
Q
A
b
D
c
L2
max.
3.0
3.8
3.5
15.0
12.8
3.30
2.79
3.0
2.7
2.6
2.2
0.7
0.4
16.0
15.2
0.9
0.6
1.45
1.00
4.7
4.1
1.40
1.25
6.6
5.9
10.3
9.7
L1
E
L
05-01-31
05-03-22
mounting
base
9397 750 15086
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 05 -- 9 June 2005
10 of 12
Philips Semiconductors
PHP78NQ03LT
N-channel TrenchMOS logic level FET
8.
Revision history
Table 6:
Revision history
Document ID
Release
date
Data sheet
status
Change
notice
Document
number
Supersedes
PHP78NQ03LT_5
20050609 Product
data sheet
-
9397 750 15086
PHP_PHU78NQ03LT_4
Modifications:
·
The format of this data sheet has been redesigned to comply with the new
presentation and information standard of Philips Semiconductors.
·
Removal of PHU78NQ03LT (now in separate data sheet).
PHP_PHU78NQ03LT_4
20040726 Product
data sheet
-
9397 750 13431
PHP_PHB_PHD78NQ03LT_3
PHP_PHB_PHD78NQ03LT_3
20020626 Product
data sheet
-
9397 750 09667
PHP_PHB_PHD78NQ03LT_2
PHP_PHB_PHD78NQ03LT_2
20020322 Product
data sheet
-
9397 750 09418
PHP_PHB_PHD78NQ03LT_1
PHP_PHB_PHD78NQ03LT_1
20011114 Product
data sheet
-
9397 750 08916
-
Philips Semiconductors
PHP78NQ03LT
N-channel TrenchMOS logic level FET
9397 750 15086
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 05 -- 9 June 2005
11 of 12
9.
Data sheet status
[1]
Please consult the most recently issued data sheet before initiating or completing a design.
[2]
The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at
URL http://www.semiconductors.philips.com.
[3]
For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.
10. Definitions
Short-form specification -- The data in a short-form specification is
extracted from a full data sheet with the same type number and title. For
detailed information see the relevant data sheet or data handbook.
Limiting values definition -- Limiting values given are in accordance with
the Absolute Maximum Rating System (IEC 60134). Stress above one or
more of the limiting values may cause permanent damage to the device.
These are stress ratings only and operation of the device at these or at any
other conditions above those given in the Characteristics sections of the
specification is not implied. Exposure to limiting values for extended periods
may affect device reliability.
Application information -- Applications that are described herein for any
of these products are for illustrative purposes only. Philips Semiconductors
make no representation or warranty that such applications will be suitable for
the specified use without further testing or modification.
11. Disclaimers
Life support -- These products are not designed for use in life support
appliances, devices, or systems where malfunction of these products can
reasonably be expected to result in personal injury. Philips Semiconductors
customers using or selling these products for use in such applications do so
at their own risk and agree to fully indemnify Philips Semiconductors for any
damages resulting from such application.
Right to make changes -- Philips Semiconductors reserves the right to
make changes in the products - including circuits, standard cells, and/or
software - described or contained herein in order to improve design and/or
performance. When the product is in full production (status `Production'),
relevant changes will be communicated via a Customer Product/Process
Change Notification (CPCN). Philips Semiconductors assumes no
responsibility or liability for the use of any of these products, conveys no
license or title under any patent, copyright, or mask work right to these
products, and makes no representations or warranties that these products are
free from patent, copyright, or mask work right infringement, unless otherwise
specified.
12. Trademarks
Notice -- All referenced brands, product names, service names and
trademarks are the property of their respective owners.
TrenchMOS -- is a trademark of Koninklijke Philips Electronics N.V.
13. Contact information
For additional information, please visit: http://www.semiconductors.philips.com
For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com
Level
Data sheet status
[1]
Product status
[2] [3]
Definition
I
Objective data
Development
This data sheet contains data from the objective specification for product development. Philips
Semiconductors reserves the right to change the specification in any manner without notice.
II
Preliminary data
Qualification
This data sheet contains data from the preliminary specification. Supplementary data will be published
at a later date. Philips Semiconductors reserves the right to change the specification without notice, in
order to improve the design and supply the best possible product.
III
Product data
Production
This data sheet contains data from the product specification. Philips Semiconductors reserves the
right to make changes at any time in order to improve the design, manufacturing and supply. Relevant
changes will be communicated via a Customer Product/Process Change Notification (CPCN).
© Koninklijke Philips Electronics N.V. 2005
All rights are reserved. Reproduction in whole or in part is prohibited without the prior
written consent of the copyright owner. The information presented in this document does
not form part of any quotation or contract, is believed to be accurate and reliable and may
be changed without notice. No liability will be accepted by the publisher for any
consequence of its use. Publication thereof does not convey nor imply any license under
patent- or other industrial or intellectual property rights.
Date of release: 9 June 2005
Document number: 9397 750 15086
Published in The Netherlands
Philips Semiconductors
PHP78NQ03LT
N-channel TrenchMOS logic level FET
14. Contents
1
Product profile . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.1
General description. . . . . . . . . . . . . . . . . . . . . . 1
1.2
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.3
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.4
Quick reference data. . . . . . . . . . . . . . . . . . . . . 1
2
Pinning information . . . . . . . . . . . . . . . . . . . . . . 1
3
Ordering information . . . . . . . . . . . . . . . . . . . . . 2
4
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 2
5
Thermal characteristics. . . . . . . . . . . . . . . . . . . 4
6
Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 5
7
Package outline . . . . . . . . . . . . . . . . . . . . . . . . . 9
8
Revision history . . . . . . . . . . . . . . . . . . . . . . . . 10
9
Data sheet status . . . . . . . . . . . . . . . . . . . . . . . 11
10
Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
11
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
12
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
13
Contact information . . . . . . . . . . . . . . . . . . . . 11