ChipFind - Datasheet

Part Number BSP090

Download:  PDF   ZIP
DATA SHEET
Product specification
Supersedes data of 1997 Jan 20
File under Discrete Semiconductors, SC07
1997 Mar 13
DISCRETE SEMICONDUCTORS
BSP090
P-channel enhancement mode
vertical D-MOS transistor
1997 Mar 13
2
Philips Semiconductors
Product specification
P-channel enhancement mode vertical
D-MOS transistor
BSP090
FEATURES
·
High speed switching
·
No secondary breakdown
·
Very low on-state resistance.
APPLICATIONS
·
Motor and actuator drivers
·
Power management
·
Synchronized rectification.
DESCRIPTION
P-channel enhancement mode vertical D-MOS transistor
in a 4-pin plastic SOT223 SMD package.
CAUTION
The device is supplied in an antistatic package.
The gate-source input must be protected against static
discharge during transport or handling.
PINNING - SOT223
PIN
SYMBOL
DESCRIPTION
1
g
gate
2
d
drain
3
s
source
4
d
drain
Fig.1 Simplified outline and symbol.
handbook, halfpage
MAM121
4
1
2
3
Top view
s
d
g
QUICK REFERENCE DATA
SYMBOL
PARAMETER
CONDITIONS
MIN.
MAX.
UNIT
V
DS
drain-source voltage (DC)
-
-
30
V
V
SD
source-drain diode forward voltage
I
S
=
-
1.25 A
-
-
1.3
V
V
GS
gate-source voltage (DC)
-
±
20
V
V
GSth
gate-source threshold voltage
I
D
=
-
1 mA; V
DS
= V
GS
-
1
-
2.8
V
I
D
drain current (DC)
T
s
= 100
°
C
-
-
5.7
A
R
DSon
drain-source on-state resistance
I
D
=
-
2.8 A; V
GS
=
-
10 V
-
0.09
P
tot
total power dissipation
T
s
= 100
°
C
-
5
W
1997 Mar 13
3
Philips Semiconductors
Product specification
P-channel enhancement mode vertical
D-MOS transistor
BSP090
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134).
Notes
1. T
s
is the temperature at the soldering point of the drain lead.
2. Pulse width and duty cycle limited by maximum junction temperature.
3. Device mounted on a printed-circuit board with a R
th a-tp
(ambient to tie-point) of 27.5 K/W.
4. Device mounted on a printed-circuit board with a R
th a-tp
(ambient to tie-point) of 90 K/W.
THERMAL CHARACTERISTICS
SYMBOL
PARAMETER
CONDITIONS
MIN.
MAX.
UNIT
V
DS
drain-source voltage (DC)
-
-
30
V
V
GS
gate-source voltage (DC)
-
±
20
V
I
D
drain current (DC)
T
s
= 100
°
C; note 1
-
-
5.7
A
I
DM
peak drain current
note 2
-
-
22
A
P
tot
total power dissipation
T
s
= 100
°
C
-
5
W
T
amb
= 25
°
C; note 3
-
3.3
W
T
amb
= 25
°
C; note 4
-
1.25
W
T
stg
storage temperature
-
65
+150
°
C
T
j
operating junction temperature
-
65
+150
°
C
Source-drain diode
I
S
source current (DC)
T
s
= 100
°
C
-
-
3.8
A
I
SM
peak pulsed source current
note 2
-
-
15
A
SYMBOL
PARAMETER
VALUE
UNIT
R
th j-s
thermal resistance from junction to soldering point
10
K/W
1997 Mar 13
4
Philips Semiconductors
Product specification
P-channel enhancement mode vertical
D-MOS transistor
BSP090
Fig.2 Power derating curve.
handbook, halfpage
0
15
Ptot
(W)
10
5
0
50
100
200
150
Ts (
°
C)
MGD716
= 0.01; T
s
= 100
°
C.
(1) R
DSon
limitation.
Fig.3 SOAR.
handbook, halfpage
-
10
2
-
10
-
1
-
10
-
1
-
10
-
2
MGD727
-
10
-
1
-
1
VDS (V)
ID
(A)
-
10
-
10
2
(1)
tp =
10
µ
s
50
µ
s
100
µ
s
1 ms
DC
10 ms
100 ms
tp
tp
T
P
t
T
=
1997 Mar 13
5
Philips Semiconductors
Product specification
P-channel enhancement mode vertical
D-MOS transistor
BSP090
CHARACTERISTICS
T
j
= 25
°
C; unless otherwise specified.
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
V
(BR)DSS
drain-source breakdown voltage
V
GS
= 0; I
D
=
-
10
µ
A
-
30
-
-
V
V
GSth
gate-source threshold voltage
V
GS
= V
DS
; I
D
=
-
1 mA
-
1
-
-
2.8
V
I
DSS
drain-source leakage current
V
GS
= 0; V
DS
=
-
24 V
-
-
-
500
nA
I
GSS
gate leakage current
V
GS
=
±
20 V; V
DS
= 0
-
-
±
100
nA
R
DSon
drain-source on-state resistance
V
GS
=
-
4.5 V; I
D
=
-
1.4 A
-
-
0.15
V
GS
=
-
10 V; I
D
=
-
2.8 A
-
-
0.09
C
iss
input capacitance
V
GS
= 0; V
DS
=
-
24 V; f = 1 MHz
-
800
-
pF
C
oss
output capacitance
V
GS
= 0; V
DS
=
-
24 V; f = 1 MHz
-
400
-
pF
C
rss
reverse transfer capacitance
V
GS
= 0; V
DS
=
-
24 V; f = 1 MHz
-
100
-
pF
Q
g
total gate charge
V
GS
=
-
10 V; V
DD
=
-
15 V;
I
D
=
-
2.8 A; T
amb
= 25
°
C
-
21
-
nC
Q
gs
gate-source charge
V
GS
=
-
10 V; V
DD
=
-
15 V;
I
D
=
-
2.8 A; T
amb
= 25
°
C
-
2.5
-
nC
Q
gd
gate-drain charge
V
GS
=
-
10 V; V
DD
=
-
15 V;
I
D
=
-
2.8 A; T
amb
= 25
°
C
-
6
-
nC
t
d(on)
turn-on delay time
V
GS
= 0 to
-
10 V; V
DD
=
-
15 V;
I
D
=
-
1 A; R
L
= 15
; R
gen
= 6
-
6
-
ns
t
r
rise time
V
GS
= 0 to
-
10 V; V
DD
=
-
15 V;
I
D
=
-
1 A; R
L
= 15
; R
gen
= 6
-
6
-
ns
t
on
turn-on switching time
V
GS
= 0 to
-
10 V; V
DD
=
-
15 V;
I
D
=
-
1 A; R
L
= 15
; R
gen
= 6
-
12
25
ns
t
d(off)
turn-off delay time
V
GS
=
-
10 to 0 V; V
DD
=
-
15 V;
I
D
=
-
1 A; R
L
= 15
; R
gen
= 6
-
55
-
ns
t
f
fall time
V
GS
=
-
10 to 0 V; V
DD
=
-
15 V;
I
D
=
-
1 A; R
L
= 15
; R
gen
= 6
-
40
-
ns
t
off
turn-off switching time
V
GS
=
-
10 to 0 V; V
DD
=
-
15 V;
I
D
=
-
1 A; R
L
= 15
; R
gen
= 6
-
95
190
ns
Source-drain diode
V
SD
source-drain diode forward voltage
V
GD
= 0; I
S
=
-
1.25 A
-
-
-
1.3
V
t
rr
reverse recovery time
I
S
=
-
1.25 A; di/dt = 100 A/
µ
s
-
70
-
ns