OKI Semiconductor

FEDL9811FULL-04

Issue Date: Sep. 1, 2004

MSM9811

4-Channel Mixing OKI ADPCM Type Voice Synthesis LSI

1/44

GENERAL DESCRIPTION

The MSM9811 is a 4-channel mixing voice synthesis LSI, to which up to 128 Mbits of ROM and/or EPROM
storing voice data can directly be connected externally.
The device is straight 8-bit PCM playback, non-linear 8-bit PCM playback, 4-bit ADPCM playback, and 4-bit
ADPCM2 playback selectable and provides 2-channel stereo output and volume control. The MSM9811 contains
a 14-bit D/A converter and LPF.
The MSM9811 can easily configure a system by connecting voice data storage memory, power amplifier, and
CPU externally.

FEATURES

Ї Non-linear 8-bit PCM/straight 8-bit PCM/4-bit ADPCM/4-bit ADPCM2

Ї Serial input or parallel input selectable

Ї Phrase Control Table function

Ї 4-channel mixing function
Ї Master clock frequency

: 4.096 MHz

Ї Sampling frequency

: 4.0 kHz, 5.3 kHz, 6.4 kHz, 8.0 kHz, 10.6 kHz, 12.8 kHz, 16.0 kHz,

21.2 kHz, 25.6 kHz, 32.0 kHz

Ї Maximum number of phrases : 256
Ї Output channel

: L/R 2 channels

Ї Built-in volume control function (for each output channel)

Ї Built-in 14-bit D/A converter

Ї Built-in low-pass filter

: Digital filter

Ї Package

: 64-pin plastic QFP (QFP64-P-1414-0.80-BK) (MSM9811GA)

FEDL9811FULL-04

OKI Semiconductor

MSM9811

2/44

BLOCK DIAGRAM

/SD

/SI

/S0

S4/UD

/SR3

/SR2

/SR1

/SR0

S CS WR RD

SERIAL

NCR/

S
Y

X
T

8-Bit LAT

23-Bit M

ltip

lex

23-Bit A

ddre

s
s

ounter

DAT

ontrol

l
er

i
mi

ng C

o
ntrol

l
er

OSC

CPU

interf

ace

PAN

egist

14-Bit DAC

ADPC

nthesiz

16*

9 M

RD0

RD7

RA0

RA2

R
O
E

RDAO

GND

DGND

R
ES

E
T

FEDL9811FULL-04

OKI Semiconductor

MSM9811

3/44

PIN CONFIGURATION (TOP VIEW)

1
2

3
4

6
7

10
11
12

13
14

48
47

43
42

39
38
37

DGND

AGND

TEST4

LDAO

RDAO

RCS

TEST1
TEST2

TEST3

SERIAL

CMD

RA8
RA7
RA6
RA5
RA4
RA3
RA2
RA1

ROE

RD0
RD1
RD2
RD3
RD4
RD5

RA2

RA0

RA1

RA9

RA1

NCR/

S
Y

C
S

/SR0

/SR1

/SR2

/SR3

/UD

/SO

/SI

/SD

S
E
T

RD7

RD6

DGND

NC: No connection

64-pin Plastic QFP

FEDL9811FULL-04

OKI Semiconductor

MSM9811

4/44

PIN DESCRIPTIONS

Pin Symbol

Type

Description

40-47, 49-64

RA23-RA0

Address pins for external memory. These pins become high impedance
when

RCS

pin is "H".

30, 31, 33-38

RD7-RD0

Data pin for external memory. Pull-down resistors are internally
connected to these pins. These pull-down resistors become valid when
the

RCS

pin is "H", and become invalid when the

RCS

pin is "L".

ROE

Output enable pin for external memory. This pin becomes high
impedance when

RCS

pin is "H".

RCS

When this pin is "L", RA23 to RA0 and

ROE

pins output address data

and output enable signal.
When this pin is "H", RA23 to RA0 and

ROE

pins become high

impedance.

CMD

Select pin for Command data or Subcommand data for CPU interface.
When this pin is "H", subcommand input is selected.
When this pin is "L", command input is selected. A pull-up resistor is
internally connected to this pin.

Read pin for CPU interface.
A pull-up resistor is internally connected to this pin.

Write pin for CPU interface.
A pull-up resistor is internally connected to this pin.

Chip select pin for CPU interface. When

is "H",

signal is not

entered in this LSI. A pull-up resistor is internally connected to this pin.

14 SERIAL

CPU input interface select pin. When SERIAL is "H", serial input
interface is selected.
When it is "L", parallel input interface is selected.

28 D7/SD

I/O

Data bus pin for CPU interface when parallel input interface is selected.
When

is "L", this pin serves as data input pin.

When

is "L", this pin serves as channel status data output pin.

When serial input interface is selected, this pin serves as serial data
input pin.

27 D6/SI

I/O

Data bus pin for CPU interface when parallel input interface is selected.
When

is "L", this pin serves as data input pin.

When

is "L", this pin serves as channel status output pin.

When serial input interface is selected, this pin serves as serial clock
input pin.

26 D5/SO

I/O

Data bus pin for CPU interface when parallel input interface is selected.
When

is "L", this pin serves as data input pin.

When

is "L", this pin serves as channel status output pin.

When serial input interface is selected, this pin serves as channel status
serial output pin.

FEDL9811FULL-04

OKI Semiconductor

MSM9811

5/44

Pin Symbol

Type

Description

25 D4/UD

I/O

Data bus pin for CPU interface when parallel interface is selected.
When

is "L", this pin serves as data input pin.

When

is "L", this pin serves as channel status output pin.

When serial input interface is selected, fix this pin at GND level.

24 D3/SR3
23 D2/SR2
22 D1/SR1

21 D0/SR0

I/O

Data bus pin for CPU interface when parallel input interface is selected.
When

is "L", this pin serves as data input pin.

When

is "L", this pin serves as channel status output pin.

When serial input interface is selected, this pin serves as channel status
output pin.
Channels 4 thru 1 are output to SR3 thru SR0, respectively.

LDAO

LEFT side D/A output pin.

RDAO

RIGHT side D/A output pin.

11 XT I

Crystal or ceramic oscillator connection pin.
A feedback resistor of about 1M

is connected between XT and

If necessary, enter external clocks into this pin.

Crystal or ceramic oscillator connection pin.
When external clocks are used, leave this pin open.

RESET

When this pin is "L" level, the LSI is initialized. At that time, oscillation
stops and D/A outputs go to GND level.

19 NCR/

BUSY

Channel status select pin.
When this pin is "H", NCR signal is output. When it is "L",

BUSY

signal is

output.

9 TEST1

10 TEST2
13 TEST3

3 TEST4

Pins for LSI testing. Apply "L" level to these pins.

7, 48

Digital power supply pin. A bypass capacitor of 0.1

╣

F or more should

be connected between the DGND pin and the DV

pin.

6 AV

Analog power supply pin. A bypass capacitor of 0.1

╣

F or more should

be connected between the AGND pin and the AV

pin.

1, 32

DGND

Digital GND pin.

AGND

Analog GND pin.

FEDL9811FULL-04

OKI Semiconductor

MSM9811

6/44

ABSOLUTE MAXIMUM RATINGS

(GND = 0 V)

Parameter Symbol Condition

Rating

Unit

Power Supply Voltage

ґ0.3 to +7.0

Input Voltage

Ta = 25╟C

ґ0.3 to V

+ 0.3

Storage Temperature

STG

ґ55 to +150

╟C

RECOMMENDED OPERATING CONDITIONS

(GND = 0 V)

Parameter Symbol Condition

Range

Unit

Power Supply Voltage

4.5 to 5.5

Operating Temperature

ґ40 to +85

╟C

Min. Typ. Max.

Master Clock Frequency

OSC

3.5 4.096 4.5

MHz

ELECTRICAL CHARACTERISTICS

DC Characteristics

(DV

= AV

= 4.5 to 5.5 V, DGND = AGND = 0 V, Ta

= ґ40 to +85╟C)

Parameter Symbol Condition Min.

Typ.

Max.

Unit

High-level Input Voltage

0.84

-- -- V

Low-level Input Voltage

-- --

0.16

High-level Output Voltage

= ґ1 mA

ґ 0.4

Low-level Output Voltage

= 2 mA

0.4

High-level Input Current 1

IH1

= V

╣

High-level Input Current 2

(Note 1)

IH2

Applied to pins with internal

pull-down resistor

30 -- 300

╣

Low-level Input Current 1

IL1

= GND

ґ10

╣

Low-level Input Current 2

(Note 2)

IL2

Applied to pins with internal

pull-up resistor

ґ300 -- ґ30

╣

Output Leakage Current

OUT

ґ10

+10

╣

Operating Current

OSC

= 4 MHz, No load

Ta = ґ40 to +70╟C

╣

Standby Current

Ta = ґ40 to +85╟C

╣

Notes 1: Applicable to RD7 to RD0 pins (when RCS = "H").
2:

Applicable

CMD, RD, WR, and CS pins.

FEDL9811FULL-04

OKI Semiconductor

MSM9811

7/44

Analog Characteristics

(DV

= AV

= 4.5 to 5.5 V, DGND = AGND = 0 V, Ta = ґ40 to +85╟C)

Parameter Symbol

Condition Min.

Typ.

Max. Unit

LDAO,RDAO Load Resistance
(During OP amplifier output)

OUTA

-- k

LDAO,RDAO

Output

Impedance
(When OP amplifier is not used)

OUTD

-- k

LDAO,RDAO Output Level

No load

0.7 to 0.94 V

-- V

AC Characteristics

= 4.5 to 5.5 V, GND = 0 V, Ta = ґ40 to +85╟C, C

= 5 pF)

Parameter Symbol

Min.

Typ.

Max.

Unit

Master Clock Duty Cycle

duty

40 50 60 %

RESET

Input Pulse Width

RST

)

1 -- --

╣

RESET

Delay Time From Raising of Power Supply

RST

)

0 -- --

╣

Set up and Hold Time of

for

30 -- -- ns

Pulse Width

200 -- -- ns

Output Data Valid Time after Fall of

DRE

-- -- 100 ns

Data Float Time after Rise of

DRF

-- 10 50 ns

Setup and Hold Time of

CMD

for

50 -- -- ns

Setup and Hold Time of

for

30 -- -- ns

Pulse Width

200 -- -- ns

Data Setup Time before Rise of

DWS

100 -- -- ns

Data Hold Time after Rise of

DWH

30 -- -- ns

Pulse Interval

WWS

160 -- -- ns

Pulse Interval

100 -- -- ns

Serial Data Setup Time

SDS

30 -- -- ns

Serial Data Hold Time

SSD

30 -- -- ns

Serial Clock Pulse Width

W(SCK)

200 -- -- ns

Output Data Valid Time after Rise of Serial Clock

SDD

-- -- 200 ns

Setup Time of

for Serial Data

SWDS

200 -- -- ns

Setup Time of Serial Clock Fall for

Rise

SIWS

300 -- -- ns

Setup Time of

for Serial Clock Rise

SRIS

300 -- -- ns

FEDL9811FULL-04

OKI Semiconductor

MSM9811

13/44

Continuous Playback Timing When Phrase Control Table is Used

(

Note)

Do not enter th

e ST

ART

command a

nd MU

ON command

durin

g pl

aybac

k (

BUSY

"L")

when th

e phra

s
e control tab

l
e

is used. Otherwise,

the LSI may malfuncti

on. Enter t

he ST

ART

command

and

MUON comma

nd after

BUSY

= "H".

LDA

/
R

b
-
c
o
mm

a
n
d
/

a
n
d

CRn

Not

e
)

DR1

STA

b
a
c
k

DR1

l
a
y
b
a
ck

FEDL9811FULL-04

OKI Semiconductor

MSM9811

16/44

MUON Command Input Timing When Phrase Control Table is Used

DAO

/DAO

u
b
-
c
o
mma

Com

S
Y

)

FADR

y
ba

c
k

FADR1 pl

n
c
e (

s
)

mman

ote)

n
o
t
ent

e
r t

h
e ST

T c

o
mman

d
a

o
mm

and

d
u
ri

aybac

k

(
BUSY

= "L") whe

n
the

phrase c

ont

rol table is

used.

Oth

e
rwise, th

LSI

may malfun

ctio

r the START

command a

n
d

MUON c

o
mmand a

f
ter

"H".

FEDL9811FULL-04

OKI Semiconductor

MSM9811

17/44

FUNCTIONAL DESCRIPTION

Microcontroller Interface

The microcontroller interface includes two interface circuits, parallel interface and serial interface.
The statuses of each pin both in parallel interface mode and in serial interface mode are shown below.

SERIAL = "L

SERIAL = "H"

Parallel I/O interface

Serial I/O interface

D7 (I/O)

SD (I)

Serial data input pin

D6 (I/O)

SI (I)

Serial clock input pin

D5 (I/O)

SO (O)

Serial data output pin

D4 (I/O)

UD (I)

Fix this pin at GND level

D3 (I/O)

SR3 (O)

D2 (I/O)

SR2 (O)

D1 (I/O)

SR1 (O)

D0 (I/O)

Data I/O pins

SR0 (O)

Channel status signal output pin

FEDL9811FULL-04

OKI Semiconductor

MSM9811

18/44

Command List

Commands

Each command consists of a command and a sub-command.
Data is input when the

CMD pin is "H". A command is input when the CMD pin is "L".

D7 to D0

NCRn

Comman

d name

CMD

7 6 5

Description

H 0 0 0

CH4

CH1

Sets the bit of a voice
synthesis start channel to "1".

Valid
only at
"H"

START

0 0 0

X Starts

playback.

H 0 0 0

CH4

CH1

Sets the bit of a voice
synthesis end channel to "1".

None STOP

0 0 0

X Ends

playback.

H 0 0 0

CH4

CH1

Sets the bit of a LOOP channel
to "1".

None LOOP

0 0 0

X Starts

LOOP.

H 0 0 0

Selects an option.

None OPT

0 0 0

M7 to M0

Selects a silence time at M

ms. (Condition: 1

255)

Valid
only at
"H"

MUON

C1 to C0

Selects a channel that outputs
a silence and plays a silence.

FA7 to FA0

Selects a phrase to be played.

None FADR

C1 to C0

Selects a channel that sets up
a phrase.

SA23 to SA16

SA15 to SA8

SA7 to SA0

Selects a ROM address at
which voice synthesis starts.

ST23 to ST16

ST15 to ST8

H ST7

ST0

Selects a ROM address at
which voice synthesis ends.

S3 to S0

P1 to

Selects a sampling frequency
using S3 to S0.
Selects a voice synthesis
method using P1 to P0.

None DADR

C1 to C0

Sets the condition to a channel
selected by C1 to C0.

V3 to V0

Sets a playback volume
between V3 and V0

ґ2 dB.

None CVOL

C1 to C0

Selects a channel to which a
playback volume is set.

L3 to L0

R3 to R0

Selects a left side voice
volume using L3 to L0 and
selects a right side voice
volume using R3 to R0. The
volume of output is ґ2 dB

or R).

None PAN

C1 to C0

Selects a channel for setting
PAN using C1 to C0.

X: Don't Care

FEDL9811FULL-04

OKI Semiconductor

MSM9811

20/44

PAN and CVOL List

L3 to L0

R3 to R0

V3 to V0

Volume

L3 to L0

R3 to R0

V3 to V0

Volume

0 dB

ґ16 dB

ґ2 dB

ґ18 dB

ґ4 dB

ґ20 dB

ґ6 dB

ґ22 dB

ґ8 dB

ґ24 dB

ґ10 dB

ґ26 dB

ґ12 dB

ґ28 dB

ґ14 dB

ґ30 dB

OPT Command List

Default O4 O3 O2 O1 O0

Description

* 0

0 x

Sets the volumes of all channels to V

(p-p).

Sets the volumes of all channels to 1/2 V

(p-p).

Sets the volumes of all channels to 1/4 V

(p-p).

Sets the volumes of all channels to 1/8 V

(p-p).

x 0 0 x

Secondary digital filtering is performed.

x 0 1 x

Primary digital filtering is performed.

x 1 x

An on-chip digital filter is not used.

Data is output directly from a D/A converter. (Output Z

3 k

)

Data is output via a voltage follower. (Output Z

500

)

(Note) x indicates that data is independent of a function described.

FEDL9811FULL-04

OKI Semiconductor

MSM9811

22/44

Power Down Function

To enter the power down mode, set the

RESET pin to "L".

When an external clock is supplied to the XT pin, fix the

XT pin at "L".

If an external clock is supplied via the XT pin during the power down mode, the I

specification is not satisfied

because current flows between the XT pin and the

XT pin.

The circuit of XT and

XT pins is shown below.

Channel Status

The channel status includes NCRn and

BUSYn. These two channel statuses can be switched by setting the

NCR/

BUSY pin.

Corresponding

channel

NCR/

BUSY

= "H"

NCR/

BUSY

= "L"

CH1 NCR1

BUSY

CH2 NCR2

BUSY

CH3 NCR3

BUSY

CH4 NCR4

BUSY

The n-channel NCR signal is NCRn and the n-channel

BUSY signal is BUSYn.

When NCRn is "H", the START command and MUON command can be input for the next message of "n" channel
to be played.
When the phrase control table is used and

BUSYn is "L", do not enter the START command and MUON command

even if NCRn is "H".
Otherwise, the LSI may malfunction.
When

BUSYn is "H", the "n" channel does not output a voice.

When

BUSYn is "L", the "n" channel outputs a voice.

Approx. 500 k

RESET

"L"

Internal master clock

"L"

Power down mode

FEDL9811FULL-04

OKI Semiconductor

MSM9811

23/44

Parallel I/O (SERIAL = "L")

The outputs of channel statuses in parallel I/O mode are shown below.

Pin name

NCR/

BUSY

= "H"

NCR/

BUSY

= "L"

D3 NCR4

BUSY

D2 NCR3

BUSY

D1 NCR2

BUSY

D0 NCR1

BUSY

Serial I/O (SERIAL = "H")

The outputs when channel statuses are serially read during serial I/O mode are shown below.

Signal name

NCR/

BUSY

= "H"

NCR/

BUSY

= "L"

SO3 NCR4

BUSY

SO2 NCR3

BUSY

SO1 NCR2

BUSY

SO0 NCR1

BUSY

The outputs when channel statuses are output via SR3 to SR0 during serial I/O mode are shown below.

Pin name

NCR/

BUSY

= "H"

NCR/

BUSY

= "L"

SR3 NCR4

BUSY

SR2 NCR3

BUSY

SR1 NCR2

BUSY

SR0 NCR1

BUSY

FEDL9811FULL-04

OKI Semiconductor

MSM9811

24/44

Voice Synthesis Algorithms

The MSM9811 contains 4-bit ADPCM algorithm, 4-bit ADPCM2 algorithm, 8-bit straight PCM algorithm, and
8-bit non-linear PCM algorithm. One of these algorithms can be selected depending on the kind of voices to be
played. The features of these algorithms are described below.

Voice synthesis algorithm

Applicable waveform

Feature

Oki 4-bit ADPCM

Normal voice waveforms

Oki-original 4-bit ADPCM

Oki 4-bit ADPCM2

Normal voice waveforms

An improved version of Oki-original 4-bit ADPCM.
This algorithm has improved its waveform
traceability.

Oki 8-bit Nonlinear PCM

Sound effects including
high frequency components

This algorithm plays back the center of waveform
as a 10-bit sound.

8-bit PCM

Sound effects including
high frequency components

Normal 8-bit PCM algorithm

Memory Configuration and Voice Data Creation Method

The ROM data consists of a voice management area, a voice data area, and a phrase control table area.
The voice management area controls the voice data start address, voice data end address, and use of the phrase
control table.
256 phrases of voice management data are stored in this area.
The voice data area stores actual waveform data.
The phrase control table area stores data for effectively using voice data. See "Phrase Control Table Function" for
details.
The ROM data is created by using a dedicated tool.

Voice management area

(16 Kbit fixed)

Voice data area

Phrase control table area

This area is used to create

ROM data.

0x000000

0x0007FF

0x000800

max: 0x7ffffff

ROM address

FEDL9811FULL-04

OKI Semiconductor

MSM9811

25/44

Playback Time and Memory Capacity

The playback time is determined by external memory capacity, sampling frequency, and voice synthesis algorithm.
The relationship is described below.

(The bit length is 4 bits for ADPCM and ADPCM2 and 8 bits for PCM.)

When the sampling frequency is 16 kHz and the voice synthesis algorithm is 4-bit ADPCM and an 8-Mbit ROM is
used, the playback time is calculated as shown below.

In the above equation, the playback time when the phrase control table function is not used is shown.

1.024

(Memory capacity ґ 16) (Kbits)

Sampling frequency (kHz)

bit length

Playback time =

(Seconds)

1.024

(8192 ґ 16) (Kbits)

16 (kHz )

4 (bit)

Playback time =

131 (Seconds)

FEDL9811FULL-04

OKI Semiconductor

MSM9811

26/44

Mixing Function

It is possible to mix 4 channels at a time. Moreover, the LSI is capable of starting or stopping voices of each
channel separately.

Ї Note on waveform clamping during mixing

Increasing the number of channels to be mixed may cause clamping.

To prevent clamping, reduce the volumes of all channels using the OPT command.

(Note)
Mixing using a different sampling frequency cannot be done.

Continuous Playback Function

The continuous playback function is used to continuously play back the next phrase after playing back a phrase.
The next phrase to be played can be previously selected while a phrase is being played back.
See "Continuous Playback Flowchart" for details.

The continuous playback function is also available in the case of the phase control table.

(Note)
The following changes of voice synthesis algorithms are not permitted for continuous playback function. These
changes may generate noises.

ADPCM

ADPCM2

ADPCM

FEDL9811FULL-04

OKI Semiconductor

MSM9811

27/44

Phrase Control Table Function

The phrase control table function is used to continuously play back multiple phrases and to set up a volume.
It is possible to perform the following functions using the phrase control table function.

CVOL setting

Continuous playback (The number of continuous playbacks can be specified limitlessly, but depends on
memory capacity.)

Silence insertion function (4 mSec to 124 mSec)

The memory capacity of voice ROM is effectively used by using the phrase control table function.
Examples of ROM data when the phrase control table function is used are shown below.

Example 1) Phrases when the phrase control table function is used

Phrase 1

Phrase 2

Phrase 3

Phrase 4

fine

Phrase 5

rainy

tomorrow

Silence

tomorrow

rainy

fine

today

fine

rainy

today

Example 2) ROM data when the example 1 is converted into ROM

Address

management area

Phrase control area

fine

rainy

today

tomorrow

(Note)
In the phrase control table, each message of the playing phrase is provided with a CVOL value. Note that a CVOL
value is overwritten over each message.

FEDL9811FULL-04

OKI Semiconductor

MSM9811

28/44

Volume Function

A volume can be adjusted at the stages of OPT, CVOL and PAN as shown below.

A volume is set to all channels at the stage of OPT.

A volume is set to each channel at the stage of CVOL.

A volume is set to "L" and "R" of each channel at the stage of PAN.

OPT

PAN[L]

CH1

CVOL

CH2

CVOL

CH3

CVOL

CH4

CVOL

PAN[R]

PAN[L]

PAN[R]

PAN[L]

PAN[R]

PAN[L]

PAN[R]

Left-side

Mixing

Block

Left-side

Output

Right-

side

Mixing

Block

Right-

side

Output

ADPCM

Block

The output level attenuations when the CVOL, OPT and PAN commands are executed are shown below.

<Left-side output volume calculation>
Left-side output volume = (V + L)

в ґ2 + (O4 в 2 + O3) в ґ6 [dB]

Setting a volume (0 to 15) with the CVOL command

Setting a left-side volume (0 to 15) with the PAN command

O4, O3: Setting a volume (0 or 1) with the OPT command

<Right-side output volume calculation>
Right-side output volume = (V + L) x ґ2 + (O4

в 2 + O3) в ґ6 [dB]

Setting a volume (0 to 15) with the CVOL command

Setting a right-side volume (0 to 15) with the PAN command

O4, O3: Setting a volume (0 or 1) with the OPT command

FEDL9811FULL-04

OKI Semiconductor

MSM9811

29/44

START Command

The START command starts voice synthesis of the channel corresponding to the data stored in the TMP register.
Table 1 shows the correspondence between data input (D7-D0) and channels. In the case of serial input, all 8 bits of
D7 to D0 should be input serially from MSB.

Table 1 Correspondence between D7-D0 and Channels

Data

bus

D7 D6 D5 D4 D3 D2 D1 D0

Corresponding channel

CH4

CH3

CH2

CH1

When the START command is input, data stored in the TMP register is set at the start register, and voice synthesis
processing starts. For example, when all "1's" are written from the data bus to the TMP register and the START
command is input, all channels start voice synthesis simultaneously.
Input the START command when the status signal (NCR or

BUSY) of the channel to be started is at "H". When

NCR is "L", input is disabled. When the phrase control table is used, input the START command while

BUSY is

"H". Otherwise, the LSI may malfunction.
Figure 4 shows the flowchart when the START command is input.

Subcommand input

pulse input

NCRn="H"

START command input

Yes

NCRn corresponding to each channel is output to D7-D0

Check that D7-D0 corresponding to the channel
to start voice synthesis is "H".
(

BUSY

n is "H" when the phrase control table is used.)

After setting "L" to D7-D0 corresponding to the channel to start
voice synthesis from the data bus, input the

pulse. (Set

CMD

to "H".)

Figure 4 START Command Input Flow

STOP Command

The STOP command stops voice synthesis processing of the channel corresponding to data stored in the TMP
register. Table 2 shows the correspondence between data input (D7-D0) and channels.

Table 2 Correspondence between D7-D0 and channels

Data

bus

D7 D6 D5 D4 D3 D2 D1 D0

Corresponding

channel

0 0 0 0

CH4

CH3

CH2

CH1

When the STOP command is input, the LSI stops processing of voice synthesis of the corresponding channel at the
rise of the

WR pulse. When voice synthesis stops, the PCM value of that channel is cleared to 1/2 V

, and the

NCR and

BUSY channel status signals become "H".

When "H" has been set at the START register, the START register is cleared to "L".

FEDL9811FULL-04

OKI Semiconductor

MSM9811

30/44

LOOP Command

The LOOP command repeats a playback of voice synthesis of the channel corresponding to data stored in the TMP
registers. Table 3 shows the correspondence between data input (D7-D0) and channels.

Table 3 Correspondence between D7-D0 and Channels

Data

bus

D7 D6 D5 D4 D3 D2 D1 D0

Corresponding channel

CH4

CH3

CH2

CH1

When the LOOP command is input, the LSI writes data of the TMP register to the LOOP register at rise of

pulse, and repeats a playback of the channel where "H" is set. Once "H" is set at the LOOP register, playback
continues until "L" is set from the outside. If the phrase control table function has been used for a phrase address,
the edited voice is repeatedly played back.
To end a repeating playback, set the register of the channel to end the repeat to "L" using the LOOP command
again. When the register is set to "L", repeating ends with the phrase next to the current playback phrase. If the
START register has been set to continue the playback of another phrase, another phrase is played back
continuously after repeating ends.
Figure 5 shows an example.

Channel 1

LOOP start

Phrase 1

Phrase 2

LOOP end

Phrase 1

start

Phrase 1

Phrase 2

start

Figure 5 LOOP Command Execution Example

FEDL9811FULL-04

OKI Semiconductor

MSM9811

31/44

OPT Command

The OPT command changes the setting inside the LSI according to data stored in the TMP register. Table 4 shows
the correspondence between data input (D7 to D0) and options.

Table 4 OPT Command List

Default O4 O3 O2 O1 O0

Description

* 0

0 x

Sets the volumes of all channels to V

(p-p).

Sets the volumes of all channels to 1/2 V

(p-p).

Sets the volumes of all channels to 1/4 V

(p-p).

Sets the volumes of all channels to 1/8 V

(p-p).

x 0 0 x

Secondary digital filtering is performed.

x 0 1 x

Primary digital filtering is performed.

x 1 x

An on-chip digital filter is not used.

Data is output directly from a D/A converter. (Output Z

3 k

)

Data is output via a voltage follower. (Output Z

500

)

(Note) x indicates that data is independent of a function described.

When the OPT command is input, the LSI changes the option at the rising edge of the

WR pulse. When power is

turned on, or when the

RESET pulse is input, the registers corresponding to D4-D0 have been set to "L".

If the option is changed when voice synthesis is in execution, voice quality may change. Oki recommends to set the
option after power is turned on or after

RESET is input.

Volume Option

Volume can be set by the CVOL command and PAN command, but a waveform may be clamped when channel
synthesis is executed.
If the CVOL command and PAN command are used to prevent a waveform from being clamped, the number of
steps used for actual volume decreases, and effective voice synthesis may not be performed.
If it is known that a waveform will be clamped, this option can set the volume of all channels to low, so that the
number of steps of the volume can be utilized to the maximum level.

2)

Digital Filter Processing

This LSI has a built-in oversampling circuit for digital filter processing. This oversampling system evenly
generates four times more points of sampling frequencies.
When power is turned on or if the

RESET pulse is input, those pulses have been set to pass through the

oversampling circuit. If digital filter processing is unnecessary, change this setting by the OPT command.

FEDL9811FULL-04

OKI Semiconductor

MSM9811

32/44

Analog Output

When power is turned on, it has been set that the output of the D/A converter is output via the voltage follower. To
change this setting, use the OPT command.
The output impedance of analog signals being output via the voltage follower is about 500

The output impedance of analog signals directly output from the D/A converter is about 3 k

MUON Command

The MUON command inserts silence into the specified channel at the rise of the

WR pulse. The length of silence is

according to the size of data stored in the TMP register.
The length of silence data is input in advance, before executing the MUON command. Silence length can be set for
255 steps, 4 ms to 1020 ms, in 4 ms intervals. Silence time can be set as follows.

t

= (2

в (D7) + 2

в (D6) + 2

в (D5) + 2

в (D4) + 2

в (D3) + 2

в (D2) + 2

в (D1) + 2

в (D0)) в 4.096 ms

The operation of the MUON command is similar to the START command to start voice synthesis. When the
MUON command is input, "H" is set to the START register, and NCR and

BUSY signals becomes "L".

If the MUON command is input when voice synthesis is in execution, silence time is inserted after voice synthesis
ends.
Input the MUON command when the status signal (NCR or

BUSY) of the channel to start voice synthesis is at "H".

When NCR is "L", input is disabled. When the phrase control table is used, input the MUON command while
BUSY is "H". Otherwise, the LSI may malfunction.

Figure 6 shows a flow chart example when the MUON command is input.

Subcommand input

pulse input

NCRn = "H"

MUON command input

Yes

NCRn corresponding to each channel is output to D7-D0.

Check that D7-D0 corresponding to the channel to insert
silence is "H".
(

BUSY

n is "H" when the phrase control table is used.)

After setting time of inserting silence from the data bus, input

pulse (set

CMD

to "H").

Specify channel by MUON command.

Figure 6 MUON Command Input Flow

FEDL9811FULL-04

OKI Semiconductor

MSM9811

33/44

FADR Command

The FADR command transfers data stored in the TMP register to the phrase address register of the corresponding
channel at the rise of the

WR pulse.

For the phrase address, the user specification phrases have been set by an analysis tool, and the playback system,
sampling frequency and start and stop address of voice data have been registered to the address management area.
When the phrase address is set and the START command is input, the LSI reads data of the address management
area, and starts voice synthesis.
Since the phrase address is set by D7-D0, a maximum of 256 phrases can be set. The edit function can be used for
phrase addresses, so not only one phrase but combinations with other phrases are possible.

DADR Command

The DADR command transfers data stored in the TMP (1-7) register to the start and stop address register of the
corresponding channel at the rise of the

WR pulse.

For the direct address, the playback system, sampling frequency, and start and stop addresses of voice data are
directly input from the microcomputer without using the address management area.
Direct address playback system is available with channel 1 to 4, and not available with channel 5 to 8.
Since the phrases that can be set at a phrase address is a maximum of 256, if voice data exceeds 256 phrases, use
this command. Data on the playback system, sampling frequency, and start and stop address of voice data is
displayed when an analysis tool is used.
Data on the playback system, sampling frequency, and start and stop address of voice data is input to the TMP1 to
TMP7 registers divided in 7 steps, unlike the data input of other commands.
Figure 7 shows the input method.

(I)

D7-D0(I)

CMD

(I)

Stores TMP1

Executes command

Stores TMP2

Stores TMP3

Stores TMP4

Stores TMP5

Stores TMP6

Stores TMP7

Figure 7 DADR Input Timing

FEDL9811FULL-04

OKI Semiconductor

MSM9811

34/44

As Figure 7 shows,

CS and WR pulses are input 7 times when CMD is in "H" status, to input data to the TMP1 to

TMP7 registers. The LSI increments the registers at the rise of the

WR pulse when CMD is "H". CMD must not

be "L" while inputting data. When

CMD becomes "L" while inputting data, the increment of registers is cleared.

Table 5 shows the configuration of data to be input to TMP1 to TMP7 registers.

Table 5 TMP Register Data Configuration

D7 D6 D5 D4 D3 D2 D1 D0

TMP1

A23 A22 A21 A20 A19 A18 A17 A16

TMP2

A15 A14 A13 A12 A11 A10 A9 A8

TMP3

A7 A6 A5 A4 A3 A2 A1 A0

TMP4

T23 T22 T21 T20 T19 T18 T17 T16

TMP5

T15 T14 T13 T12 T11 T10 T9 T8

TMP6

T7 T6 T5 T4 T3 T2 T1 T0

TMP7

S3 S2 S1 S0 P1 P0 0 0

Input the start address of voice data to TMP1 to TMP3 registers. Input the stop address of voice data to TMP4 to
TMP6 registers. Input the playback system and sampling frequency to the TMP7 register.

Table 6 shows the input data configuration of the playback system and sampling frequency.

Table 6 Data Configuration of Playback System and Sampling Frequency

S3 S2 S1 S0

0 0 0 0

Sampling

frequency

4.0

kHz

0 0 0 1

Sampling

frequency

8.0

kHz

0 0 1 0

Sampling

frequency

16.0

kHz

0 0 1 1

Sampling

frequency

32.0

kHz

0 1 0 1

Sampling

frequency

6.4

kHz

0 1 1 0

Sampling

frequency

12.8

kHz

0 1 1 1

Sampling

frequency

25.6

kHz

1 0 0 1

Sampling

frequency

5.3

kHz

1 0 1 0

Sampling

frequency

10.6

kHz

1 0 1 1

Sampling

frequency

21.3

kHz

P1 P0

Playback algorithm: 4-bit ADPCM

Playback algorithm: 4-bit ADPCM2

Playback algorithm: 8-bit non-linear PCM

Playback algorithm: 8-bit straight PCM

FEDL9811FULL-04

OKI Semiconductor

MSM9811

35/44

CVOL Command

The CVOL command adjusts the volume of the specified channel to the volume which corresponds to the size of
data stored in the TMP register at the rise of the

WR pulse.

Volume can be set in 16 steps up to ґ30 dB in ґ2dB step units. Set data as shown in Table 7.

Table 7 Volume Setting Data Configuration

D3 D2 D1 D0

Volume(dB)

0 0 0 0

0 0 0 1

ґ2

0 0 1 0

ґ4

0 0 1 1

ґ6

0 1 0 0

ґ8

0 1 0 1

ґ10

0 1 1 0

ґ12

0 1 1 1

ґ14

1 0 0 0

ґ16

1 0 0 1

ґ18

1 0 1 0

ґ20

1 0 1 1

ґ22

1 1 0 0

ґ24

1 1 0 1

ґ26

1 1 1 0

ґ28

1 1 1 1

ґ30

(D7-D4: Don't care)

When power is turned on and the

RESET pulse is input, all channels are set to 0dB.

FEDL9811FULL-04

OKI Semiconductor

MSM9811

36/44

PAN Command

The PAN command adjusts the volume of the specified channel for the left and right respectively, to the volume
which corresponds to the size of data stored in the TMP register at the rise of the

WR pulse.

This command enables stereo output.
When volume is controlled by the OPT command and CVOL command, volume to be output is the volume stored
in ROM multiplied by volume set by the OPT command, CVOL command, and PAN command respectively. This
volume is output from LDAO and RDAO.
Volume can be set in 16 steps up to ґ30 dB in ґ2 dB step units. Set data as shown in Table 8.

Table 8 PAN Data Configuration

D7 D6 D5 D4 Volume

left

side

D3 D2 D1 D0 Volume

right

side

0 0 0 0

0 0 0 1

ґ2

0 0 1 0

ґ4

0 0 1 1

ґ6

0 1 0 0

ґ8

0 1 0 1

ґ10

0 1 1 0

ґ12

0 1 1 1

ґ14

1 0 0 0

ґ16

1 0 0 1

ґ18

1 0 1 0

ґ20

1 0 1 1

ґ22

1 1 0 0

ґ24

1 1 0 1

ґ26

1 1 1 0

ґ28

1 1 1 1

ґ30

FEDL9811FULL-04

OKI Semiconductor

MSM9811

40/44

Changing Volume Level

It is possible to change the volume level of a channel that is being played. If the CVOL command is issued when
voices are not being played, the changed volume level will be valid during the next playback. When the phrase
control table function is used, the value of CVOL is changed by the phrase control table function because there are
volume setting values in the phrase control table.

CVOL command

Voices are being played

(BUSY = 0)

Change the volume level of the

selected channel?

Yes

PAN command

Change the volume level of the
selected channel.

Yes

Change the volume level of the
selected channel.

Change PAN of the channel?

FEDL9811FULL-04

OKI Semiconductor

MSM9811

41/44

APPLICATION CIRCUITS

MCU

9811

RA2

RA1

18-0

RD7

-0

C
MD CS WR RD RES

E
T

SERIAL

NCR/

S
Y

R
CS

R
O
E

18-0

-0

18-0

-0

18-0

-0

18-0

-0

Y1 Y0

1
G

74H

139

27C401CZ

pli

cation ci

rcuit

exampl

e w

en four 4 M

it O

s
are conne

cted (se

r
ial input inte

rfac

RDAO

FEDL9811FULL-04

OKI Semiconductor

MSM9811

42/44

PACKAGE DIMENSIONS

(Unit: mm)

QFP64-P-1414-0.80-BK

Mirror finish

Package material

Epoxy resin

Lead frame material

42 alloy

Pin treatment

Solder plating (

5╣m)

Package weight (g)

0.87 TYP.

Rev. No./Last Revised

6/Feb. 23, 2001

Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in
storage.
Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name,
package name, pin number, package code and desired mounting conditions (reflow method, temperature and
times).

FEDL9811FULL-04

OKI Semiconductor

MSM9811

44/44

NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements.

Before using the product, please make sure that the information being referred to is up-to-date.

2. The outline of action and examples for application circuits described herein have been chosen as an explanation

for the standard action and performance of the product. When planning to use the product, please ensure that the
external conditions are reflected in the actual circuit, assembly, and program designs.

3. When designing your product, please use our product below the specified maximum ratings and within the

specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating
temperature.

4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation

resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or
unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified
maximum ratings or operation outside the specified operating range.

5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted

by us in connection with the use of the product and/or the information and drawings contained herein. No
responsibility is assumed by us for any infringement of a third party's right which may result from the use
thereof.

6. The products listed in this document are intended for use in general electronics equipment for commercial

applications (e.g., office automation, communication equipment, measurement equipment, consumer
electronics, etc.). These products are not, unless specifically authorized by Oki, authorized for use in any
system or application that requires special or enhanced quality and reliability characteristics nor in any system
or application where the failure of such system or application may result in the loss or damage of property, or
death or injury to humans.
Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace
equipment, nuclear power control, medical equipment, and life-support systems.

7. Certain products in this document may need government approval before they can be exported to particular

countries. The purchaser assumes the responsibility of determining the legality of export of these products and
will take appropriate and necessary steps at their own expense for these.

8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Part Number MSM9811

Document Outline