ChipFind - Datasheet

Part Number SFF9240

Download:  PDF   ZIP
Документация и описания www.docs.chipfind.ru
background image
SFF9240
BV
DSS
= -200 V
R
DS(on)
= 0.5
I
D
= -7.6 A
-200
-7.6
-5.3
30
770
-7.6
6.0
-5.0
60
0.48
- 55 to +150
300
2.08
40
--
--
30
+
_
!
Avalanche Rugged Technology
!
Rugged Gate Oxide Technology
!
Lower Input Capacitance
!
Improved Gate Charge
!
Extended Safe Operating Area
!
Lower Leakage Current : 10
µ
A (Max.) @ V
DS
= -200V
!
Lower R
DS(ON)
: 0.344
(Typ.)
Advanced Power MOSFET
Thermal Resistance
Junction-to-Case
Junction-to-Ambient
R
JC
R
JA
o
C/W
Characteristic
Max.
Units
Symbol
Typ.
FEATURES
Absolute Maximum Ratings
Drain-to-Source Voltage
Continuous Drain Current (T
C
=25
o
C)
Continuous Drain Current (T
C
=100
o
C)
Drain Current-Pulsed
Gate-to-Source Voltage
Single Pulsed Avalanche Energy
Avalanche Current
Repetitive Avalanche Energy
Peak Diode Recovery dv/dt
Total Power Dissipation (T
C
=25
o
C)
Linear Derating Factor
Operating Junction and
Storage Temperature Range
Maximum Lead Temp. for Soldering
Purposes, 1/8 " from case for 5-seconds
Characteristic
Value
Units
Symbol
I
DM
V
GS
E
AS
I
AR
E
AR
dv/dt
I
D
P
D
T
J
, T
STG
T
L
A
V
mJ
A
mJ
V/ns
W
W/
o
C
A
o
C
V
DSS
V
TO-3PF
1.Gate 2. Drain 3. Source
3
2
1
O
1
O
2
O
3
O
1
O
1
Rev. A
background image
SFF9240
-200
--
-2.0
--
--
--
--
--
-0.16
--
--
--
--
--
207
81
16
23
54
19
46
9.2
22.9
--
--
-4.0
-100
100
-10
-100
0.5
--
1585
310
120
40
55
115
50
59
--
--
5.3
1220
--
--
--
180
1.24
-7.6
-30
-5.0
--
--
Notes ;
Repetitive Rating : Pulse Width Limited by Maximum Junction Temperature
L=20mH, I
AS
=-7.6A, V
DD
=-50V, R
G
=27
*
, Starting T
J
=25
o
C
I
SD
-11A, di/dt
450A/
µ
s, V
DD
BV
DSS
, Starting T
J
=25
o
C
Pulse Test : Pulse Width = 250
µ
s, Duty Cycle 2%
Essentially Independent of Operating Temperature
<
_
<
_
<
_
<
_
O
1
O
2
O
3
O
4
O
5
P-CHANNEL
POWER MOSFET
Electrical Characteristics
(T
C
=25
o
C unless otherwise specified)
Drain-Source Breakdown Voltage
Breakdown Voltage Temp. Coeff.
Gate Threshold Voltage
Gate-Source Leakage , Forward
Gate-Source Leakage , Reverse
Characteristic
Symbol
Max. Units
Typ.
Min.
Test Condition
Static Drain-Source
On-State Resistance
Forward Transconductance
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Total Gate Charge
Gate-Source Charge
Gate-Drain(" Miller") Charge
g
fs
C
iss
C
oss
C
rss
t
d(on)
t
r
t
d(off)
t
f
Q
g
Q
gs
Q
gd
BV
DSS
BV/
T
J
V
GS(th)
R
DS(on)
I
GSS
I
DSS
V
V/
o
C
V
nA
µ
A
pF
ns
nC
--
--
--
--
--
--
--
--
--
--
--
--
--
V
GS
=0V,I
D
=-250
µ
A
I
D
=-250
µ
A See Fig 7
V
DS
=-5V,I
D
=-250
µ
A
V
GS
=-30V
V
GS
=30V
V
DS
=-200V
V
DS
=-160V,T
C
=125
o
C
V
GS
=-10V,I
D
=-3.8A
V
DS
=-40V,I
D
=-3.8A
V
DD
=-100V,I
D
=-11A,
R
G
=9.1
See Fig 13
V
DS
=-160V,V
GS
=-10V,
I
D
=-11A
See Fig 6 & Fig 12
Drain-to-Source Leakage Current
V
GS
=0V,V
DS
=-25V,f =1MHz
See Fig 5
Source-Drain Diode Ratings and Characteristics
Continuous Source Current
Pulsed-Source Current
Diode Forward Voltage
Reverse Recovery Time
Reverse Recovery Charge
I
S
I
SM
V
SD
t
rr
Q
rr
Characteristic
Symbol
Max. Units
Typ.
Min.
Test Condition
--
--
--
--
--
A
V
ns
µ
C
Integral reverse pn-diode
in the MOSFET
T
J
=25
o
C,I
S
=-7.6A,V
GS
=0V
T
J
=25
o
C,I
F
=-11A
di
F
/dt=100A/
µ
s
O
4
O
4
O
5
O
4
O
4
O
5
O
1
O
4
O
4
S
background image
SFF9240
10
-1
10
0
10
1
10
-1
10
0
10
1
@ Notes :
1. 250
µ
s Pulse Test
2. T
C
= 25
o
C
V
GS
Top : - 15 V
- 10 V
- 8.0 V
- 7.0 V
- 6.0 V
- 5.5 V
- 5.0 V
Bottom : - 4.5 V
-I
D
,
D
rai
n C
u
r
ren
t
[A
]
-V
DS
, Drain-Source Voltage [V]
2
4
6
8
10
10
-1
10
0
10
1
25
o
C
150
o
C
- 55
o
C
@ Notes :
1. V
GS
= 0 V
2. V
DS
= -40 V
3. 250
µ
s Pulse Test
-I
D
, Dr
ai
n Cu
rr
en
t [A
]
-V
GS
, Gate-Source Voltage [V]
0
7
14
21
28
35
42
0.00
0.25
0.50
0.75
1.00
1.25
1.50
@ Note : T
J
= 25
o
C
V
GS
= -20 V
V
GS
= -10 V
R
DS
(o
n)
, [
]
Dr
ai
n-
So
ur
ce
O
n
-
Res
is
ta
nc
e
-I
D
, Drain Current [A]
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
4.5
5.0
10
-1
10
0
10
1
150
o
C
25
o
C
@ Notes :
1. V
GS
= 0 V
2. 250
µ
s Pulse Test
-I
DR
, Re
ve
rs
e Dr
ai
n C
u
r
r
e
n
t
[A
]
-V
SD
, Source-Drain Voltage [V]
10
0
10
1
0
500
1000
1500
2000
2500
C
iss
= C
gs
+ C
gd
(
C
ds
= shorted
)
C
oss
= C
ds
+ C
gd
C
rss
= C
gd
@ Notes :
1. V
GS
= 0 V
2. f = 1 MHz
C
rss
C
oss
C
iss
Ca
pa
ci
ta
nc
e
[
p
F
]
-V
DS
, Drain-Source Voltage [V]
0
10
20
30
40
50
0
5
10
V
DS
= -160 V
V
DS
= -100 V
V
DS
= -40 V
@ Notes : I
D
=-11 A
-V
GS
, Ga
te
-S
ou
rc
e Vo
l
t
a
g
e
[V
]
Q
G
, Total Gate Charge [nC]
P-CHANNEL
POWER MOSFET
Fig 1. Output Characteristics
Fig 2. Transfer Characteristics
Fig 6. Gate Charge vs. Gate-Source Voltage
Fig 5. Capacitance vs. Drain-Source Voltage
Fig 4. Source-Drain Diode Forward Voltage
Fig 3. On-Resistance vs. Drain Current
background image
SFF9240
-75
-50
-25
0
25
50
75
100
125
150
175
0.0
0.5
1.0
1.5
2.0
2.5
3.0
@ Notes :
1. V
GS
= -10 V
2. I
D
= -5.5 A
R
DS
(o
n)
,
(
Nor
ma
liz
ed
)
Dr
ai
n-S
ou
rce
O
n-R
es
ist
an
ce
T
J
, Junction Temperature [
o
C]
-75
-50
-25
0
25
50
75
100
125
150
175
0.8
0.9
1.0
1.1
1.2
@ Notes :
1. V
GS
= 0 V
2. I
D
= -250
µ
A
-B
V
DS
S
,
(
Nor
ma
liz
ed
)
Dr
ai
n-S
ou
rce
B
rea
kd
own
V
olt
ag
e
T
J
, Junction Temperature [
o
C]
10
0
10
1
10
2
10
-1
10
0
10
1
10
2
10 ms
DC
1 ms
0.1 ms
@ Notes :
1. T
C
= 25
o
C
2. T
J
= 150
o
C
3. Single Pulse
Operation in This Area
is Limited by R
DS(on)
-I
D
,
D
rai
n
Cur
re
nt
[
A
]
-V
DS
, Drain-Source Voltage [V]
25
50
75
100
125
150
0
2
4
6
8
-I
D
,
D
rai
n
Cur
re
nt
[
A
]
T
c
, Case Temperature [
o
C]
10
- 5
10
- 4
10
- 3
10
- 2
10
- 1
10
0
10
1
10
- 2
10
- 1
10
0
single pulse
0.2
0.1
0.01
0.02
0.05
D=0.5
@ Notes :
1. Z
J C
(t)=2.08
o
C/W Max.
2. Duty Factor, D=t
1
/t
2
3. T
J M
-T
C
=P
D M
*Z
J C
(t)
Z
JC
(t) ,
Therma
l Respon
se
t
1
, Square Wave Pulse Duration [sec]
P-CHANNEL
POWER MOSFET
Fig 7. Breakdown Voltage vs. Temperature
Fig 8. On-Resistance vs. Temperature
Fig 11. Thermal Response
Fig 10. Max. Drain Current vs. Case Temperature
Fig 9. Max. Safe Operating Area
P
DM
.
t
1.
t
2.
background image
SFF9240
P-CHANNEL
POWER MOSFET
Fig 12. Gate Charge Test Circuit & Waveform
Fig 13. Resistive Switching Test Circuit & Waveforms
Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms
E
AS
=
L
L
I
AS
2
----
2
1
--------------------
BV
DSS
-- V
DD
BV
DSS
V
in
V
out
10%
90%
t
d(on)
t
r
t
on
t
off
t
d(off)
t
f
Charge
V
GS
-10V
Q
g
Q
gs
Q
gd
Vary t
p
to obtain
required peak I
D
-10V
V
DD
C
L
L
V
DS
I
D
R
G
t
p
DUT
BV
DSS
t
p
V
DD
I
AS
V
DS
(t)
I
D
(t)
Time
V
DD
( 0.5 rated V
DS
)
-10V
V
out
V
in
R
L
DUT
R
G
-3mA
V
GS
Current Sampling (I
G
)
Resistor
Current Sampling (I
D
)
Resistor
DUT
V
DS
300nF
50K
200nF
12V
Same Type
as DUT
" Current Regulator "
R
1
R
2